



# FQP7N65/FQPF7N65

650V, 7A N-Channel MOSFET


## General Description

The FQP7N65 & FQPF7N65 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low  $R_{DS(on)}$ ,  $C_{iss}$  and  $C_{rss}$  along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.


## Product Summary

$V_{DS}$  750V@150°C  
 $I_D$  (at  $V_{GS}=10V$ ) 7A  
 $R_{DS(ON)}$  (at  $V_{GS}=10V$ )  $< 1.56\Omega$

100% UIS Tested  
100%  $R_g$  Tested



TO-220F



## Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	FQP7N65	FQPF7N65	Units
Drain-Source Voltage	$V_{DS}$	650		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Continuous Drain Current	$I_D$	7	7*	A
$T_C=100^\circ C$		4.4	4.4*	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	24		
Avalanche Current <sup>C</sup>	$I_{AR}$	3.4		A
Repetitive avalanche energy <sup>C</sup>	$E_{AR}$	173		mJ
Single pulsed avalanche energy <sup>G</sup>	$E_{AS}$	347		mJ
Peak diode recovery dv/dt	dv/dt	5		V/ns
Power Dissipation <sup>B</sup>	$P_D$	192	38.5	W
Derate above $25^\circ C$		1.5	0.3	W/ $^\circ C$
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		$^\circ C$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	$T_L$	300		$^\circ C$
Thermal Characteristics				
Parameter	Symbol	FQP7N65	FQPF7N65	Units
Maximum Junction-to-Ambient <sup>A,D</sup>	$R_{\theta JA}$	65	65	$^\circ C/W$
Maximum Case-to-sink <sup>A</sup>	$R_{\theta CS}$	0.5	--	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	0.65	3.25	$^\circ C/W$

\* Drain current limited by maximum junction temperature.

Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	650			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		750		
$BV_{DSS}/\Delta T_J$	Zero Gate Voltage Drain Current	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.74		$\text{V}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$		1		$\mu\text{A}$
		$V_{DS}=520\text{V}, T_J=125^\circ\text{C}$		10		
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	3	4	4.5	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=3.5\text{A}$		1.3	1.56	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=40\text{V}, I_D=3.5\text{A}$		8		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.75	1	V
$I_S$	Maximum Body-Diode Continuous Current				7	A
$I_{SM}$	Maximum Body-Diode Pulsed Current				24	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	710	887	1060	pF
$C_{oss}$	Output Capacitance		60	77	92	pF
$C_{rss}$	Reverse Transfer Capacitance		5.5	7	9	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	1.9	3.8	5.8	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=520\text{V}, I_D=7\text{A}$	15	19	23	nC
$Q_{gs}$	Gate Source Charge		4	4.9	6	nC
$Q_{gd}$	Gate Drain Charge		6.5	8.3	10	nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=325\text{V}, I_D=7\text{A}, R_G=25\Omega$		22	31	ns
$t_r$	Turn-On Rise Time			47	66	ns
$t_{D(off)}$	Turn-Off DelayTime			54	76	ns
$t_f$	Turn-Off Fall Time			37	52	ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=7\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	220	280	340	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=7\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	3	4.2	5	$\mu\text{C}$

A. The value of  $R_{\text{JA}}$  is measured with the device in a still air environment with  $T_A=25^\circ\text{C}$ .

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\text{JA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{JC}}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using  $<300\ \mu\text{s}$  pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G.  $L=60\text{mH}, I_{AS}=3.4\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Fig 1: On-Region Characteristics








Figure 2: Transfer Characteristics



I<sub>D</sub> (A)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT7N65 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF7N65 (Note F)




Figure 11: Current De-rating (Note B)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance for AOT7N65 (Note F)






Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF7N65 (Note F)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

