QFET[®]



ON Semiconductor®

FQP3N50C/FQPF3N50C 500V N-Channel MOSFET


Features

- + 3 A, 500 V, ${\sf R}_{\sf DS(on)}$ = 2.5 Ω @ V_{\sf GS} = 10 V
- Low gate charge (typical 10 nC)
- Low Crss (typical 8.5 pF)
- Fast switching
- 100 % avalanche tested
- Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.



Absolute Maximum Ratings

Symbol	Parameter			FQP3N50C	FQPF3N50C	Units	
V _{DSS}	Drain-Source Voltage			Ę	V		
I _D	Drain Current - Continuous ($T_C = 25^{\circ}C$)			3	3 *	А	
		- Continuous (T _C = 100)°C)	1.8	1.8 *	А	
I _{DM}	Drain Current	- Pulsed	(Note 1)	12	12 *	А	
V _{GSS}	Gate-Source Voltage			±	V		
E _{AS}	Single Pulsed Avalanche Energy		(Note 2)	200		mJ	
I _{AR}	Avalanche Current		(Note 1)	3		А	
E _{AR}	Repetitive Avalanche Energy		(Note 1)	6.2		mJ	
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	4.5		V/ns	
PD	Power Dissipati	ion (T _C = 25°C)		62	25	W	
		- Derate above 25°C		0.5	0.2	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range			-55 t	°C		
Τ _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds			3	°C		

* Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	FQP3N50C	FQPF3N50C	Units
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case	2.0	4.9	°C/W
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

Device Marking De		Device	Package		Reel Size	Tape W	Tape Width		Quantity	
FQP3N50C		FQP3N50C	TO-220						50	
FQPF3N50C FQPF3N50C TO-		TO-2	220F	220F				50		
Electrica	I Cha	racteristics T _c	= 25°C unless	s otherwise no	ted					
Symbol				Test Conditions		Min.	Тур.	Max.	Units	
Off Characte	ristics									
BV _{DSS}				V _{GS} = 0 \	/, I _D = 250 μA	500			V	
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient			I _D = 250 j	uA, Referenced to 25°C		0.7		V/°C	
I _{DSS}	Zero G	Zero Gate Voltage Drain Current			V _{DS} = 500 V, V _{GS} = 0 V			1	μA	
	-			V _{DS} = 40	0 V, T _C = 125°C			10	μA	
I _{GSSF}	Gate-B	Gate-Body Leakage Current, Forward		V _{GS} = 30	V, V _{DS} = 0 V			100	nA	
I _{GSSR}	Gate-B	ody Leakage Current,	Reverse	V _{GS} = -30) V, V _{DS} = 0 V			-100	nA	
On Character	istics									
V _{GS(th)}	Gate T	Gate Threshold Voltage			_S , I _D = 250 μA	2.0		4.0	V	
R _{DS(on)}	Static Drain-Source On-Resistance		V _{GS} = 10 V, I _D = 1.5 A			2.1	2.5	Ω		
9 _{FS}	Forwar	ward Transconductance		V _{DS} = 40	V, I _D = 1.5 A (Note	e 4)	1.5		S	
Dynamic Cha	racterist	ics								
C _{iss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance			V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz			280	365	pF	
C _{oss}							50	65	pF	
C _{rss}			9				8.5	11	pF	
Switching Ch	aracteris	stics								
t _{d(on)}	Turn-On Delay Time			V _{DD} = 250 V, I _D = 3 A,			10	30	ns	
t _r	Turn-O	n Rise Time		R _G = 25 Ω			25	60	ns	
t _{d(off)}	Turn-O	ff Delay Time					35	80	ns	
t _f	Turn-O	ff Fall Time		1	(Note 4	.5)	25	60	ns	
Q _g	Total G	ate Charge		$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 3 \text{ A},$ $V_{GS} = 10 \text{ V}$			10	13	nC	
Q _{gs}	Gate-S	ource Charge					1.5		nC	
Q _{gd}	Gate-D	rain Charge]	(Note 4	, 5)	5.5		nC	
Drain-Source	Diode C	haracteristics and Ma	aximum Ra	itinas					•	
l _s	Maximum Continuous Drain-Source Dio			•	Current			3	A	
I _{SM}	Maximum Pulsed Drain-Source Diode Fo		rward Curre	ent		-	12	Α		
V _{SD}	Drain-S	Source Diode Forward	Voltage	V _{GS} = 0 \	/, I _S = 3 A			1.4	V	
t _{rr}	Revers	e Recovery Time			/, I _S = 3 A,		170		ns	
Q _{rr}	1_	e Recovery Charge		$dI_{F} / dt = 100 \text{ A}/\mu \text{s} $ (Note 4)			0.7		μC	

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature

2. L = 40mH, I_{AS} = 3A, V_DD = 50V, R_G = 25 $\Omega,$ Starting $\mbox{ T}_{J}$ = 25°C

3. I_{SD} \leq 3A, di/dt \leq 200A/µs, V_{DD} \leq BV_{DSS,} Starting $\ \mbox{T}_{J}$ = 25°C

4. Pulse Test : Pulse width $\leq 300 \mu s, \, \text{Duty cycle} \leq 2\%$

5. Essentially independent of operating temperature

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics







Figure 2. Transfer Characteristics












www.onsemi.com 3



Typical Performance Characteristics (Continued)

Typical Performance Characteristics (Continued)

10-2 10

100 D=0 $Z_{_{\theta, D_C}}(t),$ Thermal Response Notes 1. $Z_{BJC}(t) = 2 \circ C/W$ Max. 2. Duty Factor, $D=t_1/t_2$ 3. $T_{JM} - T_C = P_{DM} * Z_{BJC}(t)$ 0.05 10 0.02 0.01

single pulse

10

10

Figure 11-1. ransient Thermal Response Curve of FQP3N50C




10


 $\boldsymbol{t}_{_1}\!,$ Square Wave Pulse Duration [sec]

10

100


10¹







FQP3N50C/FQPF3N50C 500V N-Channel MOSFET







www.onsemi.com 8



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative