



FQD60N03

Applications

- High Frequency Synchronous Buck
Converters for Computer Processor Power
- High Frequency Isolated DC-DC
Converters with Synchronous Rectification
for Telecom and Industrial Use
- Lead-Free

Benefits

- Very Low $R_{DS(on)}$ at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage
and Current

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	± 20	
$I_D @ T_c = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	56	A
$I_D @ T_c = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	35	
I_{DM}	Pulsed Drain Current $\textcircled{1}$	200	
$P_D @ T_c = 25^\circ C$	Maximum Power Dissipation	50	W
$P_D @ T_c = 100^\circ C$	Maximum Power Dissipation	25	
	Linear Derating Factor	0.33	$W/\text{^\circ C}$
T_J	Operating Junction and	-55 to +175	$^\circ C$
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
R_{0JC}	Junction-to-Case	—	3.0	$^\circ C/W$
R_{0JA}	Junction-to-Ambient (PCB Mount)	—	50	
R_{0JA}	Junction-to-Ambient	—	110	


Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.023	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	7.8	9.8	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$, $I_D = 15\text{A}$
		—	11	13.5		$V_{\text{GS}} = 4.5\text{V}$, $I_D = 12\text{A}$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.35	1.80	2.25	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 25\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-5.0	—	$\text{mV}/^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{\text{DS}} = 24\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	150		$V_{\text{DS}} = 24\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
g_{fs}	Forward Transconductance	71	—	—	S	$V_{\text{DS}} = 15\text{V}$, $I_D = 12\text{A}$
Q_g	Total Gate Charge	—	9.6	14	nC	$V_{\text{DS}} = 15\text{V}$ $V_{\text{GS}} = 4.5\text{V}$ $I_D = 12\text{A}$ See Fig. 16
$Q_{\text{gs}1}$	Pre-V _{th} Gate-to-Source Charge	—	2.6	—		
$Q_{\text{gs}2}$	Post-V _{th} Gate-to-Source Charge	—	0.90	—		
Q_{gd}	Gate-to-Drain Charge	—	3.5	—		
Q_{godr}	Gate Charge Overdrive	—	2.6	—		
Q_{sw}	Switch Charge ($Q_{\text{gs}2} + Q_{\text{gd}}$)	—	4.4	—		
Q_{oss}	Output Charge	—	5.8	—	nC	$V_{\text{DS}} = 15\text{V}$, $V_{\text{GS}} = 0\text{V}$
$t_{\text{d(on)}}$	Turn-On Delay Time	—	8.0	—	ns	$V_{\text{DD}} = 16\text{V}$, $V_{\text{GS}} = 4.5\text{V}$ $I_D = 12\text{A}$ Clamped Inductive Load
t_r	Rise Time	—	11	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	12	—		
t_f	Fall Time	—	3.3	—		
C_{iss}	Input Capacitance	—	1150	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 15\text{V}$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	260	—		
C_{rss}	Reverse Transfer Capacitance	—	120	—		

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ^②	—	40	mJ
I_{AR}	Avalanche Current ^①	—	12	A
E_{AR}	Repetitive Avalanche Energy ^①	—	5.0	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	56	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode)	—	—	200		
V_{SD}	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}$, $I_S = 10\text{A}$, $V_{\text{GS}} = 0\text{V}$
t_{rr}	Reverse Recovery Time	—	25	38	ns	$T_J = 25^\circ\text{C}$, $I_F = 12\text{A}$, $V_{\text{DD}} = 15\text{V}$
Q_{rr}	Reverse Recovery Charge	—	17	26	nC	$dI/dt = 100\text{A}/\mu\text{s}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs.
Case Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform