



FQB5N50CF 500V N-Channel MOSFET

Features


- 5A, 500V, $R_{DS(on)} = 1.55 \Omega @V_{GS} = 10 V$
- Low gate charge (typical 18nC)
- Low Crss (typical 15pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, electronic lamp ballasts based on half bridge topology.





Absolute Maximum Ratings

Symbol	Parameter		FQB5N50CF	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C)		5	А
	- Continuous (T _C = 100°C)		3.2	А
I _{DM}	Drain Current - Pulsed	(Note 1)	20	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		300	mJ
I _{AR}	Avalanche Current (Note 1)		5	А
E _{AR}	Repetitive Avalanche Energy (Note 1)		9.6	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5	V/ns
P _D	Power Dissipation (T _C = 25°C)		96	W
	- Derate above 25°C		0.76	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	FQB5N50CF	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient*	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

 $^{^{\}star}$ When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQB5N50CF	FQB5N50CFTM	D2-PAK	330mm	24mm	800
FQB5N50CF	FQB5N50CFTF	D2-PAK	330mm	24mm	800

Electrical Characteristics $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charac	teristics	!				
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500			V
$\Delta BV_{DSS}/$ ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C		0.5		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V			10	μА
		V _{DS} = 400 V, T _C = 125°C			100	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Charact	eristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{A}$		1.3	1.55	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 2.5 \text{ A}$ (Note 4)		5.2		S
Dynamic Cl	haracteristics					
C _{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		480	625	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		80	105	pF
C _{rss}	Reverse Transfer Capacitance			15	20	pF
Switching C	Characteristics					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 250 \text{ V}, I_D = 5\text{A},$		12	35	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		46	100	ns
t _{d(off)}	Turn-Off Delay Time			50	110	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		48	105	ns
Q_g	Total Gate Charge	$V_{DS} = 400 \text{ V}, I_{D} = 5\text{A},$		18	24	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		2.2		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		9.7		nC
Drain-Source	ce Diode Characteristics and Maximum Ratings	3		1		1
I _S Maximum Continuous Drain-Source Diode Forward Current					5	Α
I _{SM}	aximum Pulsed Drain-Source Diode Forward Current				20	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 5 \text{ A}$			1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 5 \text{ A},$		65		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 \text{ A/}\mu\text{s}$ (Note 4)		110		nC

NOTES

- 1. Repetitive Rating : Pulse width limited by maximum junction temperature
- 2. L = 21.5mH, I_{AS} = 5A, V_{DD} = 50V, R_{G} = 25 Ω , Starting T_{J} = 25°C
- 3. $I_{SD} \le 5A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}C$
- 4. Pulse Test : Pulse width $\leq 300 \mu s, \ \text{Duty cycle} \leq 2\%$
- 5. Essentially independent of operating temperature

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature





Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature









Figure 11. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms












Mechanical Dimensions


D2-PAK






LAND PATTERN RECOMMENDATION







TO263A02REVD

- NOTES: UNLESS OTHERWISE SPECIFIED

 A) ALL DIMENSIONS ARE IN MILLIMETERS.

 B) REFERENCE JEDEC, TO-263, ISSUE D, VARIATION AB, DATED JULY 2003.

 C) DIMENSIONING AND TOLERANCING PER ANSI Y14.5M 1982.

 D) LOCATION OF THE PIN HOLE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE).

 B E) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.

Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench®	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET®	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSXTM	Quiet Series™	TinyLogic [®]
EcoSPARK™	I ² C TM	MSXPro™	RapidConfigure™	TINYOPTO™
E ² CMOS™	i-Lo™	OCX TM	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	μSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC®	ScalarPump™	UniFET™
FACT Quiet Series	тм	OPTOPLANAR™	SILENT SWITCHER®	UltraFET [®]
Across the board. A	Around the world.™	PACMAN™	SMART START™	VCX TM
The Power Franchise®		POP™	SPM™	Wire™
Programmable Active Droop™		Power247™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

8

Rev. I19