

April 2008

FDS8958A

Dual N & P-Channel PowerTrench® MOSFET

General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.



Features


Q1: N-Channel


7.0A, 30V
$$R_{DS(on)} = 0.028\Omega$$
 @ $V_{GS} = 10V$ $R_{DS(on)} = 0.040\Omega$ @ $V_{GS} = 4.5V$

-5A, -30V
$$R_{DS(on)} = 0.052\Omega @ V_{GS} = -10V$$

$$R_{DS(on)} = 0.080\Omega @ V_{GS} = -4.5V$$

- Fast switching speed
- High power and handling capability in a widely used surface mount package





Absolute Maximum Ratings $T_A = 25$ C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V _{DSS}	Drain-Source Voltage		30	30	V
V _{GSS}	Gate-Source Voltage		±20	±20	V
I _D	Drain Current - Continuous (Note 1a)		7	-5	
	- Pulsed		20	-20	Α
P _D	Power Dissipation for Dual Operation		2	2	
	Power Dissipation for Single Operation (Note 1a)		1.6	1.6	W
		(Note 1c)	0.9	0.9	
E _{AS}	Single Pulse Avalanche Energy (Note 3)		54	13	mJ
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150		°C

Thermal Characteristics

R _{eJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information


	•			
Device Marking	Device	Reel Size	Tape width	Quantity
FDS8958A	FDS8958A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics					•	•
BV _{DSS}	Drain-Source Breakdown Voltage		Q1 Q2	30 -30			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C $I_D = -250 \mu A$, Referenced to 25°C	Q1 Q2		25 -23		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V} $ $V_{DS} = -24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	Q1 Q2			1 -1	μА
I _{GSSF}	Gate-Body Leakage, Forward		All			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	All			-100	nA
On Cha	racteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$\label{eq:VDS} \begin{split} V_{DS} &= V_{GS}, & I_D = 250 \; \mu A \\ V_{DS} &= V_{GS}, & I_D = -250 \; \mu A \end{split}$	Q1 Q2	1 -1	1.9 -1.7	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C I_D = -250 μ A, Referenced to 25°C	Q1 Q2		-4.5 4.5		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Q1		19 27 24	28 42 40	mΩ
		$V_{GS} = -10 \text{ V}, \qquad I_D = -5 \text{ A}$ $V_{GS} = -10 \text{ V}, \ I_D = -5 \text{ A}, \ T_J = 125^{\circ}\text{C}$	Q2		42 57 65	52 78 80	
$I_{D(on)}$	On-State Drain Current	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Q1 Q2	20 -20			Α
g FS	Forward Transconductance	$\begin{split} V_{DS} &= 5 \text{ V}, & I_D &= 7 \text{ A} \\ V_{DS} &= -5 \text{ V}, & I_D &= -5 \text{ A} \end{split}$	Q1 Q2		25 10		S
Dynami	c Characteristics						
C _{iss}	Input Capacitance	Q1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	Q1 Q2		575 528		pF
C _{oss}	Output Capacitance	Q2	Q1 Q2		145 132		pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	Q1 Q2		65 70		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, \qquad f = 1.0 \text{ MHz}$	Q1 Q2		2.1 6.0		Ω

Electri	Electrical Characteristics (continued) T _A = 25°C unless otherwise noted						
Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Switchi	ng Characteristics (Note	e 2)					
$t_{d(on)}$	Turn-On Delay Time	Q1 $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$	Q1 Q2		8 7	16 14	ns
t _r	Turn-On Rise Time	$V_{GS} = 10V$, $R_{GEN} = 6 \Omega$	Q1 Q2		5 13	10 24	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	$Q2$ $V_{DD} = -15 \text{ V}, I_D = -1 \text{ A},$	Q1 Q2		23 14	37 25	ns
t _f	Turn-Off Fall Time	$V_{GS} = -10V$, $R_{GEN} = 6 \Omega$	Q1 Q2		3 9	6 17	ns
Q_g	Total Gate Charge	Q1 $V_{DS} = 15 \text{ V}, I_D = 7 \text{ A}, V_{GS} = 10 \text{ V}$	Q1 Q2		11.4 9.6	16 13	nC
Q_{gs}	Gate-Source Charge	Q2	Q1 Q2		1.7 2.2		nC
Q_{gd}	Gate-Drain Charge	$V_{DS} = -15 \text{ V}, I_D = -5 \text{ A}, V_{GS} = -10 \text{ V}$	Q1 Q2		2.1 1.7		nC
Drain-S	Source Diode Characte	ristics and Maximum Rating	s				
Is	Maximum Continuous Drain-S	Source Diode Forward Current	Q1 Q2			1.3 -1.3	Α
I _{SM}	Maximum Plused Drain-Sour	ce Diode Forward Current (Note 2)	Q1 Q2			20 -20	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = -1.3 \text{ A}$ (Note 2)	Q1 Q2		0.75 -0.88	1.2 -1.2	V
t _{rr}	Diode Reverse Recovery Time	Q1 $I_F = 7 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	Q1 Q2		19 19		nS
Q _{rr}	Diode Reverse Recovery Charge	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	Q1 Q2		9 6		nC

Notes:

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.



a) 78°/W when mounted on a 0.5 in² pad of 2 oz copper



b) 125°/W when mounted on a .02 in² pad of 2 oz copper



c) 135 °/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%
- 3. Starting TJ = 25 °C, L = 3mH, I_{AS} = 6A, V_{DD} = 30V, V_{GS} = 10V (Q1).

Starting TJ = 25 °C, L = 3mH, I_{AS} = 3A, V_{DD} = 30V, V_{GS} = 10V (Q2).

Typical Characteristics: Q1 (N-Channel)





Figure 1. On-Region Characteristics.






Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: Q1 (N-Channel)







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Unclamped Inductive Switching Capability Figure




Figure 11. Single Pulse Maximum Power Dissipation.

Typical Characteristics: Q2 (P-Channel)




Figure 12. On-Region Characteristics.




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Temperature.




Figure 15. On-Resistance Variation with Gate-to-Source Voltage.




Figure 16. Transfer Characteristics.




Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: Q2 (P-Channel)




Figure 23. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ **ACEx®** PDP-SPM™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power ResourceSM Programmable Active Droop™ TinvBoost™ QFET® $CROSSVOLT^{TM}$ Green FPS™ TinyBuck™ $\mathsf{TinyLogic}^{^{\textcircled{\tiny{\$}}}}$ CTL™ QS™ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK[®] IntelliMAX™ RapidConfigure™ TinyPower™ ISOPLANAR™ EfficentMax™ Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ * MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ MicroFET™ SPM[®] MicroPak™ STEALTH™ airchild[®] **UHC**® MillerDrive™ SuperFET™ Fairchild Semiconductor® MotionMax™ SuperSOT™-3 Ultra FRFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 UniFET™ SuperSOT™-8 FACT[®] OPTOLOGIC® VCX™ $\mathsf{FAST}^{\mathbb{R}}$ OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore™ SYSTEM ® FlashWriter® *

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which,

 (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. I34

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative