

MOSFET – Dual, N-Channel, Asymmetric, POWERTRENCH®, Power Clip, 30 V

FDPC5018SG

General Description

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET $^{\text{m}}$ (Q2) have been designed to provide optimal power efficiency.

Features

O1: N-Channel

- Max $R_{DS(on)} = 5.0 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 17 \text{ A}$
- Max $R_{DS(on)}$ = 6.5 m Ω at V_{GS} = 4.5 V, I_D = 14 A Q2: N-Channel
- Max $R_{DS(on)} = 1.6 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 32 \text{ A}$
- Max $R_{DS(on)} = 2.0 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 28 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses.
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing.
- ESD Protection Level: HBM > 500 V, CDM > 1 kV, MM > 100 V
- RoHS Compliant


Applications

- Computing
- Communications
- General Purpose Point of Load

Table 1. PIN DESCRIPTION

Pin	Name	Description
1	HSG	High Side Gate
2	GR Gate Return	
3, 4, 9	V+(HSD) High Side Drain SW Switching Node, Low Side Drain LSG Low Side Gate	
5, 6, 7		
8		
10	GND (LSS)	Low Side Source

ELECTRICAL CONNECTION



N-Channel MOSFET






Top View

Bottom View

Power Clip 56 (PQFN8 5x6) CASE 483AR

PIN ASSIGNMENT



*PAD 9 V+(HSD)

MARKING DIAGRAM

&Z&3&K FDPC 5018SG

&Z = Assembly Plant Code
&3 = Date Code (Year & Week)
&K = Lot Traceability Code
FDPC5018SG = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$, Unless otherwise noted.)

Symbol	Parameter	Q1	Q2	Unit
V_{DS}	Drain to Source Voltage	30	30	V
Bvdsst	Bvdsst (Transient) < 100 ns	32.5	32.5	V
V_{GS}	Gate to Source Voltage	±20	±12	V
I _D	Drain Current - Continuous (T _C = 25°C) (Note 5)	56	109	А
	- Continuous (T _C = 100°C) (Note 5)	35	69	
	– Continuous (T _A = 25°C)	17 (Note 1a)	32 (Note 1b)	
	- Pulsed (T _A = 25°C) (Note 4)	227	704	
E _{AS}	Single Pulsed Avalanche Energy (Note 3)	54	181	mJ
P _D	Power Dissipation for Single Operation (T _C = 25°C) (T _A = 25°C) (T _A = 25°C)	23 2.1 (Note 1a) 1.0 (Note 1c)	29 2.3 (Note 1b) 1.1 (Note 1d)	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case	5.6	4.3	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	60 (Note 1a)	55 (Note 1b)	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	130 (Note 1c)	120 (Note 1d)	°C/W

Table 2. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted.)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
OFF CHARACTERISTICS							
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 mA, V_{GS} = 0 V$	Q1 Q2	30 30	-	- -	V
$\Delta BV_{DSS/} \ \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25°C I _D = 10 mA, referenced to 25°C	Q1 Q2	- -	15 19	- -	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V V _{DS} = 24 V, V _{GS} = 0 V	Q1 Q2	-		1 500	μ Α μ Α
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V V _{GS} = 12 V, V _{DS} = 0 V	Q1 Q2	- -	-	100 100	nA nA
ON CHARA	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	Q1 Q2	1.0 1.0	1.7 1.6	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25°C I _D = 10 mA, referenced to 25°C	Q1 Q2	- -	-5 -3	- -	mV/°C
R _{DS(on)}	Drain to Source On Resistance	V _{GS} = 10 V, I _D = 17 A V _{GS} = 4.5 V, I _D = 14 A V _{GS} = 10 V, I _D = 17 A, T _J = 125°C	Q1	- -	4.1 5.4 5.7	5.0 6.5 7.0	mΩ
		V _{GS} = 10 V, I _D = 32 A V _{GS} = 4.5 V, I _D = 28 A V _{GS} = 10 V, I _D = 32 A, T _J = 125°C	Q2	_ _	1.4 1.7 2.1	1.6 2.0 2.4	
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 17 A V _{DS} = 5 V, I _D = 32 A	Q1 Q2	_ _	93 188	_ _	S


Table 2. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted.)(continued)

Symbol	Parameter	Test Cor	nditions	Type	Min	Тур	Max	Units
DYNAMIC (CHARACTERISTICS							
C _{iss}	Input Capacitance	Q1: V _{DS} = 15 V, V _{GS} = 0	V, f = 1 MHz	Q1 Q2	_ _	1224 4593	1715 6430	pF
C _{oss}	Output Capacitance	Q2: V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz		Q1 Q2	- -	397 1210	560 1695	pF
C _{rss}	Reverse Transfer Capacitance			Q1 Q2	_ _	42 80	60 115	pF
R_g	Gate Resistance			Q1 Q2	0.1 0.1	0.5 0.8	1.5 2.4	Ω
SWITCHING	G CHARACTERISTICS	•						<u> </u>
t _{d(on)}	Turn-On Delay Time	Q1: V _{DD} = 15 V, I _D = 17	A, R _{GEN} = 6 Ω	Q1 Q2	- -	8 14	16 25	ns
t _r	Rise Time	Q2: $V_{DD} = 15 \text{ V, } I_{D} = 32 \text{ A, } R_{GEN} = 6 \Omega$		Q1 Q2	- -	2 5	10 10	ns
t _{d(off)}	Turn-Off Delay Time			Q1 Q2	- -	18 38	33 61	ns
t _f	Fall Time			Q1 Q2	_ _	2 4	10 10	ns
Q_g	Total Gate Charge	V _{GS} = 0 V to 10 V	Q1 V _{DD} = 15 V,	Q1 Q2	- -	17 62	24 87	nC
Qg	Total Gate Charge	V _{GS} = 0 V to 4.5 V	I _D = 17 A	Q1 Q2	_ _	8 28	11 40	nC
Q_{gs}	Gate to Source Gate Charge		Q2 V _{DD} = 15 V, I _D = 32 A	Q1 Q2	- -	3.1 11	-	nC
Q_{gd}	Gate to Drain "Miller" Charge			Q1 Q2	_ _	2.0 5.3	-	nC
DRAIN-SO	URCE DIODE CHARACTERISTICS							
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 17 A V _{GS} = 0 V, I _S = 32 A	(Note 2) (Note 2)	Q1 Q2	- -	0.8 0.8	1.2 1.2	V
t _{rr}	Reverse Recovery Time	Q1 I _F = 17 A, di/dt = 100) A/μs	Q1 Q2	_ _	23 32	37 51	ns
Q_{rr}	Reverse Recovery Charge	Q2 I _F = 32 A, di/dt = 240) A/μs	Q1 Q2	- -	8 40	16 64	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:


1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 \times 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.




a) 60°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 55°C/W when mounted on a 1 in^2 pad of 2 oz copper.



c) 130°C/W when mounted on a minimum pad of 2 oz copper.




d) 120°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- Q1: E_{AS} of 54 mJ is based on starting T_J = 25°C; L = 3 mH, I_{AS} = 6 A, V_{DD} = 30 V. V_{GS} = 10 V, 100% tested at L = 0.1 mH, I_{AS} = 20 A. Q2: E_{AS} of 181 mJ is based on starting T_J = 25°C; L = 3 mH, I_{AS} = 11 A, V_{DD} = 30 V. V_{GS} = 10 V, 100% tested at L = 0.1 mH, I_{AS} = 36 A.
 4. Pulsed Id refer to Figure 11 and Figure 24 SOA graphs for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

6.0




Drain to Source On-Resistance $V_{GS} = 3 V$ Pulse Duration = 80 us Duty Cycle = 0.5% Max 4.5 Normalized 3.0 $V_{GS} = 3.5 V$ $V_{GS} = 4.5 \text{ V}$ 1.5 $V_{GS} = 10 \text{ V}$ $V_{GS} = 6 V$ 0.0 15 45 60


V_{DS}, Drain to Source Voltage (V)

Figure 1. On-Region Characteristics

I_D, Drain Current (A)

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage






T_J, Junction Temperature (°C)

Figure 3. Normalized On-Resistance vs.

Junction Temperature

 V_{GS} , Gate to Source Voltage (V) Figure 4. On–Resistance vs. Gate to Source








Figure 5. Transfer Characteristics

V_{SD}, Body Diode Forward Voltage (V)

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (continued)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability





Figure 11. Forward Bias Safe Operating Area



V_{DS}, Drain to Source Voltage (V)

Figure 8. Capacitance vs. Drain to Source Voltage





Figure 10. Maximum Continuous Drain Current vs. Case Temperature




t, Pulse Width (s)

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (continued)




t, Rectangular Pulse Duration (s)

Figure 13. Junction-to-Case Transient Thermal Response Curve


TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted)




V_{DS}, Drain to Source Voltage (V)

Figure 14. On-Region Characteristics




T_J, Junction Temperature (°C)

Figure 16. Normalized On–Resistance vs.
Junction Temperature




V_{GS}, Gate to Source Voltage (V)

Figure 18. Transfer Characteristics




I_D, Drain Current (A)

Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage



V_{GS}, Gate to Source Voltage (V)

Figure 17. On-Resistance vs. Gate to Source Voltage



V_{SD}, Body Diode Forward Voltage (V)

Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (continued)




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability






Figure 24. Forward Bias Safe Operating Area




V_{DS}, Drain to Source Voltage (V)

Figure 21. Capacitance vs. Drain to Source Voltage



T_C, Case Temperature (°C)

Figure 23. Maximum Continuous Drain Current vs. Case Temperature




t, Pulse Width (s)

Figure 25. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (continued)



t, Rectangular Pulse Duration (s)

Figure 26. Junction-to-Case Transient Thermal Response Curve

TYPICAL CHARACTERISTICS (continued)

SyncFET Schottky Body Diode Characteristics

onsemi's SyncFET process embeds a Schottky diode in parallel with POWERTRENCH MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC5018SG.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. SyncFET Body Diode Reverse Recovery Characteristic

Figure 28. SyncFET Body Diode Reverse Leakage vs. Drain-Source Voltage

30


PACKAGE MARKING AND ORDERING INFORMATION

Device	Top Marking	Package	Reel Size	Tape Width	Shipping [†]
FDPC5018SG	FDPC5018SG	Power Clip 56	13″	12 mm	3,000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries





PQFN8 5.00x6.00x0.75, 1.27P CASE 483AR ISSUE D

DATE 06 NOV 2023

△ 0.10 C A 2X B // 0.10 C 0.08 C C (A3) A1 **SEATING PLANE DETAIL A** △ 0.10 C (SCALE: 2X)


A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229, DATED 11/2001. B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH, MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.

D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

NOTES: UNLESS OTHERWISE SPECIFIED

DIM	MILLIMETERS			
Diivi	MIN.	MAX.		
Α	0.70	0.75	0.80	
A1	0.00	0.00 -		
A3	C	.20 REF		
b	().51 BSC		
D	4.90	5.00	5.10	
D2	3.05	3.15	3.25	
D3	4.12	4.22	4.32	
D4	3.80	3.90	4.00	
E	5.90	6.00	6.10	
E2	2.36	2.46	2.56	
E3	0.81	0.91	1.01	
E4	1.27	1.37	1.47	
E5	().59 REF		
е	,	1.27 BSC	;	
e/2	(0.635 BS	С	
e1	(3.81 BSC	;	
k	0.52 REF			
L	0.38	0.48	0.58	
L4	1.47	1.57	1.67	
Z	0.55 REF			
z1	0.39 REF			



RECOMMENDED LAND PATTERN *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13666G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5.00x6.00x0.75, 1.2	7P	PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

b

(8X)

e1

-D2 **BOTTOM VIEW**

0.10M C A B 0.05M C

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales