

# Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 30V, 32A, 8.5m $\Omega$ Q2: 30V, 30A, 5.5m $\Omega$

### Features

#### Q1: N-Channel

- Max  $r_{DS(on)}$  = 8.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 12A
- Max  $r_{DS(on)}$  = 12.4m $\Omega$  at V<sub>GS</sub> = 4.5V, I<sub>D</sub> = 10A

#### Q2: N-Channel

- Max  $r_{DS(on)}$  = 5.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 16A
- Max  $r_{DS(on)}$  = 7.0m $\Omega$  at V<sub>GS</sub> = 4.5V, I<sub>D</sub> = 14A
- Low Qg high side MOSFET
- Low r<sub>DS(on)</sub> low side MOSFET
- Thermally efficient dual Power 56 package
- Pinout optimized for simple PCB design
- RoHS Compliant



# **General Description**


This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal Synchronous Buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complemented by a Low Conduction Loss "Low Side" SyncFET.

### Applications

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load





# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol		Parameter				Q2	Units
V <sub>DS</sub>	Drain to Source Voltage				30	30	V
V <sub>GS</sub>	Gate to Source	Voltage			±20	±20	V
	Drain Current	-Continuous	T <sub>C</sub> = 25°C		32	30	
I <sub>D</sub>		-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	12	16	А
_		-Pulsed			60	60	
D	Power Dissipation for Single Operation (Note 1a)				,		w
P <sub>D</sub>	(Note 1b)			v			
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range				-55 to	+150	°C

### **Thermal Characteristics**

$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient     (Note 1a)     50		0	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	1b) 120 °C		°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case     3     1.2			

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS9600S	FDMS9600S	Power 56	13"	12mm	3000 units

FDMS9600S Dual N-Channel PowerTrench<sup>®</sup> MOSFET

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	acteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0V$ $I_D = 1mA, V_{GS} = 0V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu$ A, referenced to 25°C $I_D = 1$ mA, referenced to 25°C	Q1 Q2		35 29		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V	Q1 Q2			1 500	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V	Q1 Q2			±100 ±100	nA nA
On Chara	octeristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250\mu A$ $V_{GS} = V_{DS}$ , $I_D = 1mA$	Q1 Q2	1 1	1.5 1.8	3 3	V
$rac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu$ A, referenced to 25°C $I_D = 1$ mA, referenced to 25°C	Q1 Q2		-4.5 -6.0		mV/°C
_	Durin to Course On Desistance	$V_{GS} = 10V, I_D = 12A V_{GS} = 4.5V, I_D = 10A V_{GS} = 10V, I_D = 12A , T_J = 125^{\circ}C$	Q1		7.0 9.2 8.6	8.5 12.4 13.0	
r <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 16A$ $V_{GS} = 4.5V, I_D = 14A$ $V_{GS} = 10V, I_D = 16A, T_J = 125^{\circ}C$	Q2		4.5 5.3 5.4	5.5 7.0 8.3	– mΩ
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10V, I_D = 12A$ $V_{DD} = 10V, I_D = 16A$	Q1 Q2		54 68		S

# **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance		Q1 Q2	1280 2300	1705 3060	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f= 1MHz	Q1 Q2	525 1545	700 2055	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2	80 250	120 375	pF
R <sub>g</sub>	Gate Resistance	f = 1MHz	Q1 Q2	1.0 1.7		Ω

# **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		Q1 Q2	13 17	23 31	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 10V, I <sub>D</sub> = 1A,		6 11	12 20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 6\Omega$	Q1 Q2	42 54	67 86	ns
t <sub>f</sub>	Fall Time			12 32	22 51	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	Q1 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 12A	Q1 Q2	9 21	13 29	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	Q2	Q1 Q2	3 8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 16A	Q1 Q2	2.7 6.5		nC

Symbol	Parameter	Test Conditions		Туре	Min	Тур	Max	Units
Drain-Sou	urce Diode Characteristics							
I <sub>S</sub>	Maximum Continuous Drain-Source Dio	de Forward Current		Q1 Q2			2.1 3.5	А
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$\label{eq:VGS} \begin{array}{ll} V_{GS} = 0V, \ I_S = 2.1A & (N \\ V_{GS} = 0V, \ I_S = 3.5A & (N \\ V_{GS} = 0V, \ I_S = 8.2A & (N \\ \end{array}$	Note 2) Note 2) Note 2)	Q1 Q2 Q2		0.7 0.4 0.5	1.2 1.0 1.0	v
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 12A, di/dt = 100A/µs		Q1 Q2		33 27		ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = 16A, di/dt = 300A/µs		Q1 Q2		20 33		nC

Notes:
R<sub>0JA</sub> is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a.50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b. 120°C/W when mounted on a minimum pad of 2 oz copper

FDMS9600S Dual N-Channel PowerTrench<sup>®</sup> MOSFET


2: Pulse Test: Pulse Width < 300µs, Duty cycle < 2.0%.






FDMS9600S Rev.D2

www.fairchildsemi.com



www.fairchildsemi.com

FDMS9600S Dual N-Channel PowerTrench<sup>®</sup> MOSFET





FDMS9600S Dual N-Channel PowerTrench<sup>®</sup> MOSFET


FDMS9600S Rev.D2

6

www.fairchildsemi.com







#### RECOMMENDED LAND PATTERN

NOTE:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Krev3.





\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 177