

MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

80 V, 64 A, 6.8 m Ω

FDMC007N08LCDC

General Description

This N-Channel MV MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 6.8 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 22 \text{ A}$
- Max $R_{DS(on)} = 11.1 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 18 \text{ A}$
- 5 V Drive Capable
- 50% Lower Q_{rr} than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

Symbol	Parameter	Value	Unit
V _{DS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current: Continuous, $T_C = 25$ °C (Note 5) Continuous, $T_C = 100$ °C (Note 5) Continuous, $T_A = 25$ °C (Note 1a) Pulsed (Note 4)	64 41 15 339	Α
E _{AS}	Single Pulse Avalanche Energy (Note 3)	150	mJ
P _D	Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)	57 3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


V _{DS}	R _{DS(ON)} MAX	I _D MAX
80 V	$6.8~\text{m}\Omega$ @ $10~\text{V}$	22 A
	11.1 mΩ @ 4.5 V	



N-CHANNEL MOSFET



MARKING DIAGRAM



6F = Specific Device Code
A = Assembly Plant Code
YW = Numeric Date Code
Z = Lot Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	2.2	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	42	

ELECTRICAL CHARACTERISTICS (T_{.1} = 25 °C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
OFF CHARA	ACTERISTICS	•	•	•	•		
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V	
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 $^{\circ}$ C		67		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V			1	μΑ	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA	
N CHARA	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 130 \mu A$	1.0	1.5	2.5	V	
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 130 μ A, referenced to 25 °C		-5.2		mV/°C	
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 22 A		5.1	6.8	mΩ	
		V _{GS} = 4.5 V, I _D = 18 A		7.3	11.1		
		$V_{GS} = 10 \text{ V}, I_D = 22 \text{ A}, T_J = 125 ^{\circ}\text{C}$		9.5	12.5		
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 22 A		80		S	
YNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		2195	3070	pF	
C _{oss}	Output Capacitance	7		521	730	pF	
C _{rss}	Reverse Transfer Capacitance	7		25	40	pF	
R _g	Gate Resistance		0.1	0.5	0.9	Ω	
WITCHING	CHARACTERISTICS						
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_D = 22 \text{ A}, V_{GS} = 10 \text{ V},$		11	21	ns	
t _r	Rise Time	$R_{GEN} = 6 \Omega$		3	10	ns	
t _{d(off)}	Turn-Off Delay Time	7		36	58	ns	
t _f	Fall Time	7		4	10	ns	
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 40 \text{ V}, I_D = 22 \text{ A}$		31	44	nC	
		$V_{GS} = 0 \text{ V to } 4.5 \text{ V}, V_{DD} = 40 \text{ V}, I_D = 22 \text{ A}$		15	21	nC	
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V, I _D = 22 A		5		nC	
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = 40 V, I _D = 22 A		4		nC	
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V		29		nC	
Q _{sync}	Total Gate Charge Sync	V _{DS} = 0 V, I _D = 22 A		28		nC	
RAIN-SOU	IRCE DIODE CHARACTERISTICS		_				
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.5 \text{ A (Note 2)}$		0.7	1.2	V	
		V _{GS} = 0 V, I _S = 22 A (Note 2)		0.8	1.3		
t _{rr}	Reverse Recovery Time	I _F = 11 A, di/dt = 300 A/μs		18	32	ns	
Q _{rr}	Reverse Recovery Charge	7		24	38	nC	

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS						
t _{rr}	Reverse Recovery Time	I _F = 11 A, di/dt = 1000 A/μs		15	26	ns
Q _{rr}	Reverse Recovery Charge			60	96	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

THERMAL CHARACTERISTICS


Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Top Source)	6.0	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Bottom Source)	2.2	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	42	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	105	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1c)	29	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1d)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1e)	19	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1f)	23	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1g)	30	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1h)	79	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1i)	17	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1j)	26	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1k)	12	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1I)	16	°C/W

NOTES:

1. R_{6.IA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{6.IC} is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 42 °C/W when mounted on a 1 in² pad of 2 oz copper.



b) 105 °C/W when mounted on a minimum pad of 2 oz copper.

- c. Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- d. Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- f. Still air, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in2 pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow, 20.9 × 10.4 × 12.7 mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- j. 200FPM Airflow, 20.9 × 10.4 × 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- I. 200FPM Airflow, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. E_{AS} of 150 mJ is based on starting T_J = 25 °C; L = 3 mH, I_{AS} = 10 A, V_{DD} = 80 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 32 A. 4. Pulsed ld please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS

(T_J = 25 °C UNLESS OTHERWISE NOTED)




Figure 1. On Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS

(T_J = 25 °C UNLESS OTHERWISE NOTED)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS

 $(T_J = 25 \, ^{\circ}\text{C UNLESS OTHERWISE NOTED})$




Figure 13. Junction-to-Case Transient Thermal Response Curve

ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
FDMC007N08LCDC	6F	DUAL COOL 33 (PQFN8) (Pb-Free / Halogen Free)	13″	12 mm	3000 Units

REVISION HISTORY


I	Revision	Description of Changes	Date
	6	Update package drawing and Pin 1 location to align with case outline	8/25/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.

POWERTRENCH and DUAL COOL are registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.








PQFN8 3.3X3.3, 0.65P CASE 483AY **ISSUE A**


DATE 08 SEP 2021




NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	M	IILLIMET	ERS	
Diivi	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00	-	0.05	
А3	().20 REF		
b	0.27	0.32	0.37	
D	3.20	3.30	3.40	
D2	2.17	2.27	2.37	
D3	1.45	1.55	1.65	
D4	().51 REF		
E	3.20	3.30	3.40	
E2	1.85	1.95	2.05	
E3	1.55	1.65	1.75	
E4	().51 REF	:	
E5	0.24	0.34	0.44	
е	(0.65 BSC	;	
e1	1	1.95 BSC	;	
k	().90 REF		
L	0.30	0.40	0.50	
z	z 0.52 REF			
2.37 MIN				





// 0.10 C 0.08 C Ċ (A3) SEATING PLANE DETAIL A



⊕ 0.10 C A B b (8X) L (4X) (k) E2 E5 (4X) 8 (z) (4X) **BOTTOM VIEW**

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13674G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PQFN8 3.3X3.3, 0.65P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales