

July 2014

FDMA3027PZ

# Dual P-Channel PowerTrench<sup>®</sup> MOSFET -30 V, -3.3 A, 87 m $\Omega$

## **Features**

- Max  $r_{DS(on)}$  = 87 m $\Omega$  at V<sub>GS</sub> = -10 V, I<sub>D</sub> = -3.3 A
- Max  $r_{DS(on)}$  = 152 m $\Omega$  at V<sub>GS</sub> = -4.5 V, I<sub>D</sub> = -2.3 A
- HBM ESD protection level > 2 KV typical (Note 3)
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- RoHS Compliant




# **General Description**

This device is designed specifically as a single package solution for dual switching requirements such as gate driver for larger Mosfets. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications. G-S zener has been added to enhance ESD voltage level.

# Applications

- Load Switch
- Discrete Gate Driver



## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		-30	V
V <sub>GS</sub>	Gate to Source Voltage		±25	V
I <sub>D</sub>	Drain Current -Continuous	(Note 1a)	-3.3	٨
	-Pulsed		-15	— A
P <sub>D</sub>	Power Dissipation	(Note 1a)	1.4	14/
	Power Dissipation	(Note 1b)	0.7	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

1				1
	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1a)	86	
R <sub>θJA</sub>	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1b)	173	
	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1c)	69	°C/W
	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1d)	151	C/vv
	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1e)	160	
	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1f)	133	

#### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
327	FDMA3027PZ	MicroFET 2X2	7 "	8 mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = -250 μA, V <sub>GS</sub> = 0 V	-30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25 °C		-22		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = -24 V, V_{GS} = 0 V$			-1	μΑ
GSS	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
On Chara	acteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250 μA		-1.9	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25 °C		5		mV/°C
0	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.3 A			69	87	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2.3 \text{ A}$		108	152	mΩ
		$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -3.3 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$ 97		122	1	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -3.3 A		6		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			324	435	pF
C <sub>oss</sub>	Output Capacitance	─ V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		59	80	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			53	80	pF
R <sub>g</sub>	Gate Resistance			12		Ω
Switchin	g Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time			5.2	11	ns
r	Rise Time	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -3.3 A,		3	10	ns
d(off)	Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		17	31	ns
4(0) f	Fall Time	-		11	25	ns
<u>^</u>	Total Gate Charge	V <sub>GS</sub> = 0 V to -10 V		7.2	10	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } -5 V V_{DD} = -15 V,$		4.1	6	nC
Q <sub>gs</sub>	Gate to Source Charge	I <sub>D</sub> = -3.3 A		1.0		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			1.9		nC
Drain-So	urce Diode Characteristics					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -3.3 A$ (Note 2)		-0.94	-1.3	V
rr	Reverse Recovery Time			20	32	ns
Q <sub>rr</sub>	Reverse Recovery Charge	- I <sub>F</sub> = -3.3 A, di/dt = 100 A/μs		10	18	nC


©2012 Fairchild Semiconductor Corporation FDMA3027PZ Rev.C1

# Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

#### Notes:


- 1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.
  - (a)  $R_{0JA} = 86$  °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.
  - (b)  $R_{\theta JA}$  = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.
  - (c)  $R_{\theta JA} = 69 \text{ }^{\circ}\text{C/W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For dual operation.
  - (d)  $R_{\theta JA}$  = 151  $^{0}\text{C/W}$  when mounted on a minimum pad of 2 oz copper. For dual operation.
  - (e)  $R_{\theta JA} = 160 \text{ }^{\circ}\text{C/W}$  when mounted on a 30 mm<sup>2</sup> pad of 2 oz copper. For single operation.
  - (f)  $R_{\theta,JA} = 133 \text{ }^{\circ}\text{C/W}$  when mounted on a 30 mm<sup>2</sup> pad of 2 oz copper. For dual operation.







©2012 Fairchild Semiconductor Corporation FDMA3027PZ Rev.C1


www.fairchildsemi.com




FDMA3027PZ Dual P-Channel PowerTrench<sup>®</sup> MOSFET










www.fairchildsemi.com









### NOTES:

- A. CONFORM TO JADEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-UMLP16Erev4
- F. NON-JEDEC DUAL DAP



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC