

August 2014

FCD1300N80Z

N-Channel SuperFET® II MOSFET

800 V, 4 A, 1.3 Ω

Features


- $R_{DS(on)} = 1.05 \Omega (Typ.)$
- Ultra Low Gate Charge (Typ. Q_q = 16.2 nC)
- Low E_{oss} (Typ. 1.57 uJ @ 400V)
- Low Effective Output Capacitance (Typ. C_{oss(eff.)} = 48.7 pF)
- · 100% Avalanche Tested
- RoHS Compliant
- · ESD Improved Capability


Applications

- · AC DC Power Supply
- · LED Lighting

Description

SuperFET® II MOSFET is Fairchild Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. In addition, internal gate-source ESD diode allows to withstand over 2kV HBM surge stress.Consequently, SuperFET II MOSFET is very suitable for the switching power applications such as Audio, Laptop adapter, Lighting, ATX power and industrial power applications.





Absolute Maximum Ratings T_C = 25°C unless otherwise noted.

Symbol		Parameter		FCD1300N80Z	Unit	
V _{DSS}	Drain to Source Voltage			800	V	
	Cata to Course Valtage	- DC		±20	V	
V_{GSS}	Gate to Source Voltage	- AC	(f > 1 Hz)	±30	V	
I _D	Drain Current	- Continuous (T _C = 25°C)		4		
	Drain Current	- Continuous (T _C = 100°C)		2.5	A	
DM	Drain Current	- Pulsed	(Note 1)	12	Α	
E _{AS}	Single Pulsed Avalanche Energy	1	(Note 2)	48	mJ	
I _{AR}	Avalanche Current		(Note 1)	0.8	Α	
E _{AR}	Repetitive Avalanche Energy		(Note 1)	0.26	mJ	
al / al£	MOSFET dv/dt		100	Man		
dv/dt	Peak Diode Recovery dv/dt (Note 3)		20	V/ns		
D.	Davies Dissination	(T _C = 25°C)		52	W	
P_{D}	Power Dissipation - Derate Above 25°C		0.42	W/°C		
Г _J , Т _{STG}	Operating and Storage Temperature Range			-55 to +150	°C	
T _L	Maximum Lead Temperature for	Soldering, 1/8" from Case for 5 Se	conds	300	°C	

Thermal Characteristics

Symbol	Parameter	FCD1300N80Z	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	100	C/VV

Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FCD1300N80Z	FCD130080Z	DPAK	Tape and Reel	330 mm	16 mm	2500 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Off Charae	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	800	-	-	V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C	-	0.85	-	V/°C
lana	Zero Gate Voltage Drain Current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	25	μА
IDSS	OSS Zero Gate Voltage Brain Current	$V_{DS} = 640 \text{ V}, V_{GS} = 0 \text{ V}, T_{C} = 125^{\circ}\text{C}$	-	-	250	μΑ
I_{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±10	μА

On Characteristics

V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 0.4$ mA	2.5	-	4.5	V
R _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$	-	1.05	1.3	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = 20 \text{ V}, I_{D} = 2 \text{ A}$	-	4.5	-	S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 400 V V 0 V	-\	661	880	pF
C _{oss}	Output Capacitance	−V _{DS} = 100 V, V _{GS} = 0 V, −f = 1 MHz	- \	22.3	30	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 1011 12	-	0.74	-	pF
C _{oss}	Output Capacitance	V _{DS} = 480 V, V _{GS} = 0 V, f = 1 MHz	-	11.4	-	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 480 V, V _{GS} = 0 V	-	48.7	-	pF
Q _{g(tot)}	Total Gate Charge at 10V	V _{DS} = 640 V, I _D = 4 A,	-	16.2	21	nC
Q _{gs}	Gate to Source Gate Charge	V _{GS} = 10 V	-	3.5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	(Note 4)	-	6.8	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	4	-	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		-	14	38	ns
t _r		$V_{DD} = 400 \text{ V}, I_D = 4 \text{ A},$	-	8.3	27	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_g = 4.7 \Omega$	- /	33	76	ns
t _f	Turn-Off Fall Time	(Note 4)	-	6	22	ns

Drain-Source Diode Characteristics

I_S	Maximum Continuous Drain to Source Diode Forward Current			-	4	Α
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current			-	12	Α
V_{SD}	Drain to Source Diode Forward Voltage V	r _{GS} = 0 V, I _{SD} = 4 A	-	-	1.2	V
t _{rr}	Reverse Recovery Time V	r _{GS} = 0 V, I _{SD} = 4 A,	-	275	-	ns
Q _{rr}	Reverse Recovery Charge dl	$I_F/dt = 100 A/\mu s$	-	2.9	-//	μС

Notes

- 1. Repetitive rating: pulse width limited by maximum junction temperature.
- 2. I_{AS} = 0.8 A, R_{G} = 25 Ω , starting T_{J} = 25°C
- 3. $I_{SD} \le 4$ A, di/dt ≤ 200 A/ μ s, $V_{DD} \le BV_{DSS}$, starting T_J = 25°C
- 4. Essentially independent of operating temperature typical characteristic.

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Eoss vs. Drain to Source Voltage




Figure 8. On-Resistance Variation vs. Temperature






Figure 10. Maximum Drain Current vs. Case Temperature



Typical Performance Characteristics (Continued)

Figure 12. Transient Thermal Response Curve






Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative