



FAN6861

Low-Cost, Highly Integrated, Green-Mode PWM Controller for Peak Power Management

Features

- Low Startup Current: 15μA Maximum
- Green-Mode and Burst-Mode Operation for Low Standby Power Consumption
- Internal Soft Start: 10ms
- Frequency Hopping for EMI Reduction
- Peak-Current Mode Control with Cycle-by-Cycle Current Limiting
- Constant Output Power Limit (Full AC Input Range)
- Built-in Slope Compensation
- Two-Level Over-Current Protection (OCP) with Delayed Shutdown (780ms) for Peak Power Management
- Open-Loop / Over-Load Protection (OLP)
- V_{DD} Over-Voltage Protection (OVP)
- Programmable Over-Temperature Protection (OTP)

Description

Highly integrated PWM controller, FAN6861 is optimized for applications with motor load; such as printer and scanner, which inherently impose some kind of overload condition on the power supply during acceleration mode. The two-level OCP function allows the SMPS to stably deliver peak power during the motor acceleration mode without causing premature shutdown and while protecting the SMPS from overload condition.

The green-mode and burst-mode functions with a low operating current (2.2mA maximum in green mode) maximize the light load efficiency so that the power supply can meet most stringent standby power regulations.

The frequency-hopping function helps reduce electro-magnetic interference (EMI) of a power supply by spreading the energy over a wider frequency range.


The constant power limit function; minimizes the components stress in abnormal condition and helps designer to optimize the power stage more easily.

Many protection functions such; as OCP, OLP, OVP and OTP, are fully integrated into FAN6861, which improves the SMPS reliability without increasing the system cost.

Applications

- Switched Mode Power Supply (SMPS) with Motor Load; such as for printer, scanner, motor drivers, etc.
- AC/DC Adapters
- Open-Frame SMPS

Ordering Information

Part Number	Operating Temperature Range	 Eco Status	Package	Packing Method
FAN6861TY	-40 to +105°C	Green	SSOT-6	Tape & Reel

 For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

The schematic diagram illustrates the internal architecture of the AD5045 precision current source. Key components and their functions include:

- Input and Biasing:** The RT input (pin 3) is connected to a current source I_{RT} . The VDD pin (pin 5) is connected to an internal bias network, including a 25V OVP (Over-Voltage Protection) and a 4V Latch-Off release circuit. A UVLO (Under-Voltage Lock-Out) circuit is also present, with a threshold of 17.5V/9.5V.
- Protection and Latch-Off:** The OVP and Latch-Off release circuit are connected to an Auto Recovery Protection and a Latch-Off Protection block. The Latch-Off Protection block is connected to an S-R flip-flop.
- Feedback and Control:** The feedback loop (FB, pin 2) is connected to an OCP (Over-Current Protection) delay and an OCP comparator. The OCP comparator is connected to an OCP Delay block. The OCP Delay block is connected to an OCP (pin 4). The OCP is connected to a Green Mode Controller, which is connected to an OSC (Oscillator) and an S-R flip-flop.
- Output and Blanking:** The S-R flip-flop is connected to a Soft Driver, which is connected to a Blanking Circuit. The Blanking Circuit is connected to a Blanking (pin 4). The Blanking is connected to a Blanking Circuit, which is connected to a Blanking (pin 4). The Blanking is connected to a Blanking Circuit, which is connected to a Blanking (pin 4).
- Reference and Compensation:** A 1V and 0.7V reference is connected to the OTP1 and OTP2 comparators. The OTP1 and OTP2 comparators are connected to an OTP (pin 4). The OTP is connected to an OTP Delay block, which is connected to an OTP (pin 4). The OTP is connected to an OTP Delay block, which is connected to an OTP (pin 4).
- Power and Grounding:** The circuit is powered by VDD and GND. A 5.2V reference is connected to the output, and a 3R resistor is connected to the output.

www.fairchildsemi.com

Marking Information




Figure 3. Top Mark

Pin Configuration




Figure 4. Pin Configuration

Pin Definitions

Pin #	Name	Description
1	GND	Ground.
2	FB	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin is higher than 4.6V for longer than 780ms, the overload protection is triggered and PWM output is disabled.
3	RT	This pin is for programmable over-temperature protection. An external NTC thermistor is connected between this pin and GND pin. Once the voltage of this pin drops below a threshold of 0.7V, PWM output is disabled.
4	SENSE	This pin is for current sense. This pin senses the voltage across a resistor. The voltage of this pin is compared with the feedback information determining the PWM duty cycle.
5	VDD	This pin is the positive supply voltage input.
6	GATE	The totem-pole output driver to drive the gate of power MOSFET. Soft driving waveform is implemented to reduce EMI.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltages, are given with respect to GND pin.

Symbol	Parameter		Min.	Max.	Unit
V _{DD}	Supply Voltage			30	V
V _L	Input Voltage to FB, SENSE, VIN, RT,RI Pin		-0.3	7.0	V
P _D	Power Dissipation at T _A <50°C			300	mW
Θ _{JC}	Thermal Resistance (Junction-to-Case)			208.4	°C/W
T _J	Operating Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature Range		-55	+150	°C
T _L	Lead Temperature, Wave Soldering, 10 Seconds			+260	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114		4.5	kV
		Charge Device Model, JESD22-C101		1.0	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
T _A	Operating Ambient Temperature	-40	+105	°C

Electrical Characteristics

$V_{DD} = 15V$ and $T_A = 25^\circ C$, unless otherwise noted.

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V_{DD} Section						
V_{DD-OP}	Continuously Operating Voltage				24	V
V_{DD-ON}	Turn-On Threshold Voltage		16.5	17.5	18.5	V
V_{DD-OFF}	Turn-Off Voltage		8.5	9.5	10.5	V
V_{DD-SCP}	Threshold Voltage for Output Short-Circuit Protection (SCP)		$V_{DD-OFF} + 0.5$	$V_{DD-OFF} + 1.0$	$V_{DD-OFF} + 1.5$	V
V_{DD-OVP}	V_{DD} Over-Voltage Protection (Latch-Off)		24	25	26	V
V_{DD-LH}	Threshold Voltage for Latch-Off Release		3	4	5	V
I_{DD-ST}	Startup Current	$V_{TH-ON} - 0.16V$		8	15	μA
I_{DD-OP}	Normal Operating Supply Current	With 1nF Load on Gate, $V_{FB} \geq V_{FB-N}$		3	4	mA
I_{DD-BM}	Green-Mode Operating Supply Current	GATE Open, $V_{FB} = V_{FB-G}$			2.2	mA
V_{DD-OVP}	V_{DD} Over-Voltage Protection (Latch-Off)		24	25	26	V
$t_{D-VDDOVP}$	V_{DD} OVP Debounce Time		100	170	240	μs
I_{DD-LH}	Latch-Off Holding Current	$V_{DD} = 5V$	25	40	55	μA
Feedback Input Section						
A_V	Input Voltage to Current Sense Attenuation	At Green Mode	1/4.5	1/4.0	1/3.5	V/V
Z_{FB}	Input Impedance		14	16	18	k Ω
V_{FBO}	FB Pin Open Voltage		5.0	5.2	5.4	V
V_{FB-OLP}	Threshold Voltage for Open-loop Protection		4.3	4.6	4.9	V
t_{D-OLP}	Open-Loop Protection Delay Time		700	780	860	ms
t_{D-SCP}	Short-Circuit Protection Delay Time		20	25	30	ms
Current Sense Section						
t_{PD}	Delay to Output			100	250	ns
t_{LEB}	Leading-Edge Blanking Time		270	360		ns
V_{STHFL}	Flat Threshold Voltage for Current Limit	Duty > 51%	0.85	0.89	0.93	V
V_{STHVA}	Valley Threshold Voltage for Current Limit	Duty = 0%	0.65	0.70	0.75	V
V_{OCP}	OCP Trigger Level		0.47	0.50	0.53	V
V_{SLOPE}	Slope Compensation	Duty = DCY_{MAX}	0.30	0.33	0.36	V
t_{SS}	Soft-Start Time		7.5	10.0	12.5	ms
t_{D-OCP}	FB Pin Protection Delay Time for Peak Loading		700	780	860	ms

Continued on following page...







Electrical Characteristics (Continued) $V_{DD} = 15V$ and $T_A = 25^\circ C$, unless otherwise noted.

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Unit
Oscillator Section							
f _{OSC}	Normal PWM Frequency	Center Frequency	V _{FB} > V _{FB-N}	60	65	70	kHz
		Jitter Range	V _{FB} ≥ V _{FB-N}	±3.7	±4.2	±4.7	
			V _{FB} = V _{FB-G}	±1.27	±1.45	±1.63	
t _{hop-1}	Jitter Period 1		V _{FB} ≥ V _{FB-N}	3.9	4.4	4.9	ms
t _{hop-3}	Jitter Period 3		V _{FB} = V _{FB-G}	10.2	11.5	12.8	ms
f _{OSC-G}	Green-Mode Minimum Frequency			18.0	22.5	25.0	kHz
V _{FB-N}	Beginning of Green-On Mode at FB Level	Pin, FB Voltage		2.60	2.85	3.10	V
V _{FB-G}	Beginning of Green-Off Mode at FB Level	Pin, FB Voltage		2.0	2.2	2.4	V
S _G	Slope for Green-Mode Modulation				65		Hz/mV
V _{FB-ZDC}	FB Threshold Voltage for Zero-duty			1.7	1.9	2.1	V
f _{DV}	Frequency Variation vs. V _{DD} Deviation		V _{DD} = 11.5V to 20V	0	0.02	2.00	%
f _{DT}	Frequency Variation vs. Temperature Deviation		T _A = -30 to 85°C			2	%
PWM Output Section							
DCY _{MAX}	Maximum Duty Cycle			65	70	75	%
V _{OL}	Output Voltage LOW		V _{DD} = 15V, I _o = 50mA			1.5	V
V _{OH}	Output Voltage HIGH		V _{DD} = 12V, I _o = 50mA	8			V
t _R	Rising Time		GATE = 1nF		230		ns
t _F	Falling Time		GATE = 1nF		30		ns
V _{CLAMP}	Gate Output Clamping Voltage		V _{DD} = 20V	15.00	16.75	18.50	V
Over-Temperature Protection (OTP) Section							
I _{RT}	Output Current of RT Pin			90	99	108	μA
V _{RTO}	RT Pin Open Voltage				3.7		V
V _{OTP1}	Threshold Voltage for Over-Temperature Protection			0.92	1.00	1.08	V
t _{DOTP-LATCH}	Over-Temperature Latch-Off Debounce	V _{FB} = V _{FB-N}	15	17	19	ms	
		V _{FB} = V _{FB-G}	40	51	62		
V _{OTP2}	Second Threshold Voltage for Over-Temperature Protection			0.65	0.70	0.75	V
t _{DOTP2-LATCH}	Second Over-Temperature Latch-Off Debounce			50	100	150	μs







Electrical Characteristics (Continued) $V_{DD} = 15V$ and $T_A = 25^\circ C$, unless otherwise noted.

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
PWM Output Section						
DCY_{MAX}	Maximum Duty Cycle		65	70	75	%
V_{OL}	Output Voltage LOW	$V_{DD} = 15V, I_O = 50mA$			1.5	V
V_{OH}	Output Voltage HIGH	$V_{DD} = 12V, I_O = 50mA$	8			V
t_R	Rising Time	$GATE = 1nF$		230		ns
t_F	Falling Time	$GATE = 1nF$		30		ns
V_{CLAMP}	Gate Output Clamping Voltage	$V_{DD} = 20V$	15.00	16.75	18.50	V
Over-Temperature Protection (OTP) Section						
I_{RT}	Output Current of RT Pin		90	99	108	μA
V_{RTO}	RT Pin Open Voltage			3.7		V
V_{OTP1}	Threshold Voltage for Over-Temperature Protection		0.92	1.00	1.08	V
$t_{DOTP-LATCH}$	Over-Temperature Latch-Off Debounce	$V_{FB} = V_{FB-N}$	15	17	19	ms
		$V_{FB} = V_{FB-G}$	40	51	62	
V_{OTP2}	Second Threshold Voltage for Over-Temperature Protection		0.65	0.70	0.75	V
$t_{DOTP2-LATCH}$	Second Over-Temperature Latch-Off Debounce		50	100	150	μs

Typical Performance Characteristics

Figure 5. Turn-On Threshold Voltage (V_{DD-ON}) vs. TemperatureFigure 6. Turn-Off Threshold Voltage (V_{DD-OFF}) vs. TemperatureFigure 7. Operating Current (I_{DD-OP}) vs. TemperatureFigure 8. Normal PWM Frequency (f_{OSC}) vs. TemperatureFigure 9. OCP Trigger Level (V_{OCP}) vs. TemperatureFigure 10. Maximum Duty Cycle (DCY_{MAX}) vs. Temperature

Typical Performance Characteristics

Figure 11. FB Threshold Voltage For Frequency Reduction (V_{FB-N}) vs. TemperatureFigure 12. FB Voltage at f_{OSC-G} (V_{FB-N}) vs. TemperatureFigure 13. FB Threshold Voltage for Zero Duty (V_{FB-ZDC}) vs. TemperatureFigure 14. Threshold Voltage for Over-Temperature Protection (V_{OTP1}) vs. TemperatureFigure 15. Second Threshold Voltage for Over-Temperature Protection (V_{OTP2}) vs. TemperatureFigure 16. Output Current of RT Pin (I_{RT}) vs. Temperature

Operation Description

Startup Operation

Figure 17 shows the typical startup circuit and transformer auxiliary winding for FAN6861 application. Before FAN6861 begins switching operation, it consumes only startup current (typically $8\mu\text{A}$) and the current supplied through the startup resistor charges the V_{DD} capacitor (C_{DD}). When V_{DD} reaches turn-on voltage of 17.5V (V_{DD-ON}), FAN6861 begins switching and the current consumed increases to 3mA . Then, the power required is supplied from the transformer auxiliary winding. The large hysteresis of V_{DD} (8V) provides more holdup time, which allows using small capacitor for V_{DD} . The startup resistor is typically connected to AC line for a fast reset of latch protection.




Figure 17. Startup Circuit

Green-Mode Operation

The FAN6861 uses feedback voltage (V_{FB}) as an indicator of the output load and modulates the PWM frequency, as shown in Figure 18, such that the switching frequency decreases as load decreases. In heavy load conditions, the switching frequency is 65kHz . Once V_{FB} decreases below V_{FB-N} (2.85V), the PWM frequency starts to linearly decrease from 65kHz to 22kHz to reduce the switching losses. As V_{FB} decreases below V_{FB-G} (2.2V), the switching frequency is fixed at 22.5kHz and FAN6861 enters into deep green mode, where the operating current reduces to 2.2mA (maximum), further reducing the standby power consumption. As V_{FB} decreases below V_{FB-ZDC} (1.9V), FAN6861 enters into burst-mode operation. When V_{FB} drops below V_{FB-ZDC} , FAN6861 stops switching and the output voltage starts to drop, which causes the feedback voltage to rise. Once V_{FB} rises above V_{FB-ZDC} , switching resumes. Burst mode alternately enables and disables switching, thereby reducing switching loss in standby mode, as shown in Figure 19.




Figure 18. PWM Frequency




Figure 19. Burst Mode Operation

Frequency Hopping

EMI reduction is accomplished by frequency hopping, which spreads the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. An internal frequency hopping circuit changes the switching frequency between 60.8kHz and 69.2kHz with a period of 4.4ms , as shown in Figure 20.




Figure 20. Frequency Hopping

Protections

Self-protective functions include V_{DD} Over-Voltage Protection (OVP), Open-Loop/Overload Protection (OLP), Over-Current Protection (OCP), Over-Temperature Protection (OTP). Among them, OLP, OCP, and SCP are auto-restart mode protections; while OVP and OTP are latch-mode protections.

Auto-Restart Mode Protection: Once a fault condition is detected, switching is terminated and the MOSFET remains off. This causes V_{DD} to fall because no more power is delivered from auxiliary winding. When V_{DD} falls to V_{DD-OFF} (9.5V), the protection is reset and the operating current reduces to startup current, which causes V_{DD} to rise. FAN6861 resumes normal operation when V_{DD} reaches V_{DD-ON} (17.5V). In this manner, the auto-restart can alternately enable and disable the switching of the MOSFET until the fault condition is eliminated (see Figure 21).

Latch-Mode Protection: Once this protection is triggered, switching is terminated and the MOSFET remains off. The latch is reset only when V_{DD} is discharged below 4V by unplugging AC power line.




Figure 21. Auto Restart Operation

Two-Level Over-Current Protection (OCP)

FAN6861 has two levels of over-current protection thresholds. One is for pulse-by-pulse current limit, which turns off MOSFET for the remainder of the switching cycle when the sensing voltage of MOSFET drain current reaches the threshold. The other threshold is for the over-current protection, which shuts down the MOSFET gate when the sensing voltage of MOSFET drain current is above the threshold longer than the shutdown delay time (780ms).

This two-level OCP protection is designed for applications with peak load characteristics, such as printers and scanners.

These applications have motor load and inherently impose over-load condition on the power supply during

acceleration mode. Therefore, the protection circuit should be triggered after a specified time to determine whether it is a transient situation or an abnormal situation.




Figure 22. Two-Level OCP Operation

Open-Loop / Over-Load Protection (OLP)

When the upper branch of the voltage divider for the shunt regulator (KA431 shown) is broken, as shown in Figure 23, there is no current flowing through the optocoupler transistor, which pulls up the feedback voltage to 5.2V.

When the feedback voltage is above 4.6V longer than 780ms, OLP is triggered. This protection is also triggered when the SMPS output drops below the nominal value longer than 780ms due to the overload condition.




Figure 23. OLP Operation

V_{DD} Over-Voltage Protection (OVP)

V_{DD} over-voltage protection prevents IC damage caused by over voltage on the V_{DD} pin. The OVP is triggered when V_{DD} voltage reaches 25V. It has a debounce time (typically 250μs) to prevent false trigger by switching noise.

Over-Temperature Protection (OTP)

The OTP circuit is composed of current source and voltage comparators. Typically NTC thermistor is connected between the RT pin and the GND pin. Once the voltage of this pin drops below a threshold of 0.7V, PWM output is disabled. Another comparator with 1V threshold is used to introduce hysteresis of OTP.

Constant Output Power Limit

FAN6861 has saw-limiter for pulse-by-pulse current limit, which guarantees almost constant power limit over different line voltages of universal input range.

The conventional pulse-by-pulse current limiting scheme has a constant threshold for current limit comparator, which results in higher power limit for high line voltage. FAN6861 has a sawtooth current limit threshold that increases progressively within a switching cycle, which provides lower current limit for high line and makes the actual power limit level almost constant over different line voltages of universal input range, as shown in Figure 24.




Figure 24. Sawtooth Current Limiter

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sense-resistor caused by primary-side capacitance and secondary-side rectifier reverse recovery. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period (360ns), the PWM comparator is disabled and cannot switch off the gate driver. Thus, RC filter with a small RC time constant is enough for current sensing.




Figure 25. Current Sense R-C Filter

Soft-Start

The FAN6861 has an internal soft-start circuit that increases pulse-by-pulse current-limit comparator inverting input voltage slowly after it starts. The typical soft-start time is 10ms. The pulsewidth to the power MOSFET is progressively increased to establish the correct working conditions for transformers, rectifier diodes, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps to prevent transformer saturation and reduce the stress on the secondary diode during startup.

Typical Application Circuit (Flyback Converter for Printer Application)

Application	Fairchild Devices	Input Voltage Range	Output
SMPS for Printer	FAN6861	90~264V _{AC}	32V/0.6254A Nominal (20W) 32V/1.56A Peak (50W)




Figure 26. Schematic of Application Circuit

Transformer

- Core: EF-25/13/11
- Primary-Side Inductance: 500µH





Figure 27. Transformer Structure

Physical Dimensions



MA06AREVD

Figure 28. 6-Pin SSOT-6 Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
EcoSPARK®
EfficientMax™
EZSWITCH™


Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FlashWriter®
FPS™

F-PFST™
FRFET®
Global Power Resource™
Green FPST™
Green FPST™ e-Series™
Gmax™
GTO™
IntelliMAX™
ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®
PDP SPM™
Power-SPM™

PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™
SmartMax™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™.3
SuperSOT™.6
SuperSOT™.8
SupreMOS™
SyncFET™
Sync-Lock™


The Power Franchise®

TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TriFault Detect™
TRUECURRENT™
µSerDes™

UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I40