

ESDAVLC8-1BM2, ESDAVLC8-1BT2

Single line low capacitance Transil[™] for ESD protection

Features

- Single line bidirectional protection
- Breakdown voltage = 8.5 V min.
- Very low capacitance = 4.5 pF @ 0 V
- Lead-free packages
- "Halogen-free" according to ECOPACK[®]2

Benefits

- Very low capacitance for optimized data integrity
- Very low reverse current < 50 nA
- Low PCB space consumption: 0.6 mm² max
- High reliability offered by monolithic integration

Complies with the following standards:

- IEC 61000-4-2 level 4
 - 15 kV (air discharge)
 - 8 kV (contact discharge)
- MIL STD 883G Method 3015-7: class 3
 - HBM (human body model)


www.DataSAeptilications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment



Figure 1. Functional diagram



Description

The ESDAVLC8-1BM2 and ESDAVLC8-1BT2 are bidirectional single line TVS diodes designed to protect datalines or other I/O ports against ESD transients.

The devices are ideal for applications where both printed circuit board space and power absorption capability are required.

TM: Transil is a trademark of STMicroelectronics

Doc ID 16937 Rev 1

1 Characteristics

| Symbol | | Value | Unit | | |
|--------------------------------|---|---|------|----------------|----|
| V _{PP} ⁽¹⁾ | Peak pulse voltage | IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge MIL STD 883G - Method 3015-7: class 3 | | 17 17 25 | kV |
| P _{PP} ⁽¹⁾ | Peak pulse power dissipation (8/20 μ s) T_j initial = T_{amb} | | | 30 | W |
| I _{PP} | Peak pulse current (8/20 µs) | | | 1.3 | А |
| T _{OP} | Operating junction te | - 55 to + 150 | °C | | |
| T _{stg} | Storage temperature | - 65 to + 150 | °C | | |
| TL | Maximum lead temperature for soldering during 10 s | | | 260 | °C |

Table 1. Absolute maximum ratings ($T_{amb} = 25 \ ^{\circ}C$)

1. For a surge greater than the maximum values, the diode will fail in short-circuit.

Figure 2. Electrical characteristics (definitions)




Table 2. Electrical characteristics (values, $T_{amb} = 25$ °C)

| Symbol | Test condition | Min. | Тур. | Max. | Unit | | |
|-------------------|---|------|------|------|------|--|--|
| V | From pin1 to pin2, I _R = 1 mA direct | | 17 | | V | | |
| V _{BR} | From pin2 to pin1, I _R = 1 mA reverse | 8.5 | 11 | | v | | |
| I _{RM} | V _{RM} = 3 V | | | 50 | nA | | |
| R _d | Square pulse, $I_{PP} = 1 \text{ A } t_p = 2.5 \ \mu\text{s}$ | | 2 | | Ω | | |
| C _{line} | F = 1 MHz, V _R = 0 V | | 4.5 | 5.5 | pF | | |



Characteristics

F = 1 MHz

V_{osc}= 30 mV_{RMS}

T_j = 25 °C

V_{LINE} (V)


t_P(μs)

1000

6

5

Figure 3. Relative variation of peak pulse power versus initial junction temperature



C(pF)

5

4

3

2

1

0


0


1


1

1

2








3

4

100









Figure 8. Clamping voltage versus peak pulse current (typical values, exponential waveform, reverse)

10






T_j (°C)

150

125

Figure 9. Relative variation of leakage current versus junction temperature



 $I_{R}[T_{j}]/I_{R}[T_{j} = 25^{\circ}C]$

(typical values – reverse)

50

1000


100


10

1

25

ESDAVLC8-1BM2, ESDAVLC8-1BT2











Figure 13. S21 attenuation measurement result






75

100









2 Ordering information scheme

Figure 15. Ordering information scheme

| | ESDA VLC 8-1 B x2 |
|---------------------------------|-------------------|
| ESD array | |
| Very low capacitance | |
| Breakdown voltage | |
| 8 = 8.5 Volts min | |
| Number of lines | |
| Directional | |
| B = Bidirectional | |
| Package | |
| M2 = SOD882 T2 = Thin SOD882 | |



3 Package information

- Epoxy meets UL94, V0
- Lead-free packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>. ECOPACK[®] is an ST trademark.

Figure 16. SOD882 dimension definitions




Table 3.SOD882 dimension values


| | Dimensions | | | | | | |
|------|------------|-------------|------|--------|-------|-------|--|
| Ref. | | Millimeters | | Inches | | | |
| | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| А | 0.40 | 0.47 | 0.50 | 0.016 | 0.019 | 0.020 | |
| A1 | 0.00 | | 0.05 | 0.000 | | 0.002 | |
| b1 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| b2 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| D | | 1.00 | | | 0.039 | | |
| E | | 0.60 | | | 0.024 | | |
| е | | 0.65 | | | 0.026 | | |
| L1 | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | |
| L2 | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | |

www.DataSheet4U.com

6/13








Note: Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Figure 19. SOD882T dimension definitions



www.DataSheet4U.com

Table 4.SOD882T dimension values


| | Dimensions | | | | | | |
|------|------------|-------------|------|--------|-------|-------|--|
| Ref. | | Millimeters | | Inches | | | |
| | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| А | 0.30 | | 0.40 | 0.012 | | 0.016 | |
| A1 | 0.00 | | 0.05 | 0.000 | | 0.002 | |
| b1 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| b2 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| D | | 1.00 | | | 0.039 | | |
| E | | 0.60 | | | 0.024 | | |
| е | | 0.65 | | | 0.026 | | |
| L1 | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | |
| L2 | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | |




Doc ID 16937 Rev 1


Package information

ESDAVLC8-1BM2, ESDAVLC8-1BT2



Note: Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.








4 **Recommendation on PCB assembly**

4.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 23. Stencil opening dimensions



b) General design rule

Stencil thickness (T) = 75 ~ 125 μ m


Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

2. Reference design

- a) Stencil opening thickness: 100 µm
- b) Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
- c) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 24. Recommended stencil window position



Doc ID 16937 Rev 1

9/13

4.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-45 μ m.

4.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of \pm 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.


4.4 PCB design preference


- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.





4.5 Reflow profile







Minimize air convection currents in the reflow oven to avoid component movement.



5 Ordering information

Table 5.Ordering information

| Order code | Marking ⁽¹⁾ | Package | Weight | Base qty | Delivery mode |
|---------------|------------------------|---------|---------|----------|---------------|
| ESDAVLC8-1BM2 | I | SOD882 | 0.92 mg | 12000 | Tape and reel |
| ESDAVLC8-1BT2 | J | SOD882T | 0.76 mg | 12000 | Tape and reel |

1. The marking can be rotated by 90° to differentiate assembly location

6 Revision history

Table 6.Document revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 22-Jan-2010 | 1 | Initial release. |



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

www.DataSheet4U.com

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 16937 Rev 1