


**Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor**

**Product Summary:**

BV <sub>DSS</sub>	20V
R <sub>DSON</sub> (MAX.)	14mΩ
I <sub>D</sub>	7A



Pb-Free Lead Plating & Halogen Free

ESD Protection



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±12	V
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	7	A
	T <sub>A</sub> = 70 °C		4.5	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	28	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.27	W
	T <sub>A</sub> = 70 °C		1.45	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	7.5	55	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>			

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>55°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.4	0.75	1.2	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 12V$			$\pm 10$	$\mu\text{A}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			10	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 4.5V$	7			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 4.5V, I_D = 7A$		12.3	14	$\text{m}\Omega$
		$V_{GS} = 2.5V, I_D = 4A$		15	20	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 7A$		8		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 10V, f = 1\text{MHz}$		1192		$\text{pF}$
Output Capacitance	$C_{oss}$			203		
Reverse Transfer Capacitance	$C_{rss}$			174		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		1.8		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 10V, V_{GS} = 4.5V, I_D = 4A$		14.2		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			1.8		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			5		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 10V, I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$		15		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			18		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			35		
Fall Time <sup>1,2</sup>	$t_f$			20		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_c = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_s$				2	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				8	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_s, V_{GS} = 0V$			1.2	V


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

### Ordering & Marking Information:

Device Name: EMZF14A02V for EDFN 3 x 3




### Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	$\theta_1$
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

### Recommended minimum pads



### TYPICAL CHARACTERISTICS

