Common Mode Filter with ESD Protection

Functional Description

The EMI4184 is an integrated common mode filter providing both ESD protection and EMI filtering for high speed digital serial interfaces such as HDMI or MIPI D-PHY.

The EMI4184 provides protection for two differential data line pairs in a small RoHS-compliant UDFN20 package.

Features

- Highly Integrated Common Mode Filter (CMF) with ESD Protection provides protection and EMI reduction for systems using High Speed Serial Data Lines with cost and space savings over discrete solutions
- Large Differential Mode Bandwidth with Cutoff Frequency > 2 GHz
- High Common Mode Stop Band Attenuation: >25 dB at 700 MHz,
 >30 dB at 800 MHz
- Provides ESD Protection to IEC61000-4-2 Level 4, ±15 kV Contact Discharge
- Low Channel Input Capacitance Provides Superior Impedance Matching Performance
- Low Profile Package with Small Footprint in UDFN20 2 x 5 mm Pb-Free Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- HDMI/DVI Display in Mobile Phones
- MIPI D-PHY (CSI-2, DSI, etc) in Mobile Phones and Digital Still Cameras




Figure 1. EMI4184 Electrical Schematic



ON Semiconductor®

http://onsemi.com



MARKING DIAGRAMS



UDFN20 CASE 517CL


U4 = Specific Device Code

M = Date Code

= Pb-Free Package

(*Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
EMI4184MUTAG	UDFN20 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PIN FUNCTION DESCRIPTION

Pin Name	Pin No.	Туре	Description	
In_1+	1	I/O	CMF Channel 1+ to Connector	
In_1-	2	I/O	CMF Channel 1- to Connector	
Out_1+	20	I/O	CMF Channel 1+ to ASIC	
Out_1-	19	I/O	CMF Channel 1- to ASIC	
In_2+	4	I/O	CMF Channel 2+ to Connector	
In_2-	5	I/O	CMF Channel 2- to Connector	
Out_2+	17	I/O	CMF Channel 2+ to ASIC	
Out_2-	16	I/O	CMF Channel 2- to ASIC	
In_3+	6	I/O	CMF Channel 3+ to Connector	
In_3-	7	I/O	CMF Channel 3- to Connector	
Out_3+	15	I/O	CMF Channel 3+ to ASIC	
Out_3-	14	I/O	CMF Channel 3- to ASIC	
In_4+	9	I/O	CMF Channel 4+ to Connector	
In_4-	10	I/O	CMF Channel 4- to Connector	
Out_4+	12	I/O	CMF Channel 4+ to ASIC	
Out_4-	11	I/O	CMF Channel 4- to ASIC	
GND1	3, 18	GND	Ground	
GND2	8, 13	GND	Ground	

ABSOLUTE MAXIMUM RATINGS ($T_A = 25$ °C unless otherwise noted)

Parameter	Symbol	Value	Unit
Operating Temperature Range	T _{OP}	-40 to +85	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
ESD Discharge IEC61000-4-2 Contact Discharge	V_{PP}	±15	kV
Maximum Lead Temperature for Soldering Purposes (1/8" from Case for 10 seconds)	TL	260	°C
DC Current per Line	I _{LINE}	100	mA


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I _{LEAK}	Channel Leakage Current	T _A = 25°C, V _{IN} = 5 V, GND = 0 V			1.0	μΑ
V _F	Channel Negative Voltage	T _A = 25°C, I _F = 10 mA	0.1		1.5	V
C _{IN}	Channel Input Capacitance to Ground (Pins 1, 2, 4, 5 to Pins 3, 8 and 6, 7, 9, 10 to Pins 8, 13)	$T_A = 25$ °C, At 1 MHz, GND = 0 V, $V_{IN} = 1.65$ V		0.8	1.3	pF
R _{CH}	Channel Resistance (Pins 1–20, 2–19, 4–17, 5–16, 6–15, 7–14, 9–12, 10–11)			8.0		Ω
f _{3dB}	Differential Mode Cut-off Frequency	50 Ω Source and Load Termination		2.0		GHz
Fatten	Common Mode Stop Band Attenuation	@ 800 MHz		30		dB
V _{ESD}	ESD Protection – Peak Discharge Voltage at any channel input, in system: Contact discharge per IEC61000-4-2 standard	T _A = 25°C (Notes 1 and 2) Pins 1, 2, 4, 5, 6, 7, 9, 10	±15			kV
V _{CL}	TLP Clamping Voltage (See Figure 12)	Forward I _{PP} = 8 A Forward I _{PP} = 16 A Forward I _{PP} = -8 A Forward I _{PP} = -16 A		12 18 -6 -12		> > >
R _{DYN}	Dynamic Resistance Positive Transients Negative Transients	T _A = 25°C, I _{PP} = 1 A, t _P = 8/20 μs Any I/O pin to Ground; Notes 1 and 3		1.36 0.6		
V _{RWM}	Reverse Working Voltage	(Note 3)			5.0	V
V _{BR}	Breakdown Voltage	I _T = 1 mA; (Note 4)	5.6		9.0	V

Standard IEC61000-4-2 with C_{Discharge} = 150 pF, R_{Discharge} = 330, GND grounded.
 These measurements performed with no external capacitor.
 TVS devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.
 V_{BR} is measured at pulse test current I_T.


TYPICAL CHARACTERISTICS



-5 -10 -15 dB (SCC21) -20 -25 -30 -35 -40 1E5 1E6 1E7 1E8 1E9 6E9 Frequency, Hz

Figure 2. Differential Mode Attenuation vs. Frequency (Zdiff = 100 Ω)

Figure 3. Common Mode Attenuation vs. Frequency (Zcomm = 50 Ω)






Figure 4. Differential Return Loss vs. Frequency (Zdiff=100 Ω)

Figure 5. Differential Inter-Lane Cross-Coupling




Figure 6. Common Mode Inter-Lane Cross-Coupling




Figure 7. MIPI D-PHY LP Mode Test Setup



Figure 8. EMI4184 MIPI D-PHY LP Mode Measured Results




Figure 9. EMI4184 Eye Diagram Test Setup




Figure 10. EMI4184 Measured Eye Diagram @ 3.4Gbps (EVB through on left, EVB with EMI4184 on right)

TRANSMISSION LINE PULSE (TLP) MEASUREMENTS

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 11. TLP I-V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10 s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 12 where an 8 kV IEC61000-4-2 current waveform is compared with TLP current pulses at 8 and 16 A. A TLP curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. Typical TLP I-V curves for the EMI4184 are shown in Figure 13.




Figure 11. Simplified Schematic of a Typical TLP System





Figure 12. Comparison Between 8 kV IEC61000-4-2 and 8 A and 16 A TLP Waveforms







Figure 13. Positive and Negative TLP Waveforms


ESD VOLTAGE CLAMPING

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to On Semiconductor Application Notes AND8307/D and AND8308/D.

IEC61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8





100 PEAK VALUE I_{RSM} @ 8 μs 90 OF PEAK PULSE CURRENT PULSE WIDTH (tp) IS DEFINED 80 AS THAT POINT WHERE THE 70 PEAK CURRENT DECAY = 8 μs 60 · HALF VALUE I_{RSM}/2 @ 20 μs 50 40 30 20 10 0 20 0 80 t, TIME (µs)

Figure 15. 8 x 20 μs Pulse Waveform




Figure 16. ESD Clamping Voltage +8 kV per IEC6100-4-2 (external to internal pin)





Figure 17. ESD Clamping Voltage -8 kV per IEC6100-4-2 (external to internal pin)

PACKAGE DIMENSIONS

UDFN20 5x2, 0.5P CASE 517CL **ISSUE O**



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for suspecific may which the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the scillar or the scillar or the respiration when the scillar or the scillar or the respiration when the scillar or the scillar or the respiration when the scillar or surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and resanchable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative