



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	100V
$R_{DS(on)}$ (MAX.)	14m Ω
I_D	47A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current	$T_C = 25\text{ }^\circ\text{C}$	I_D	47	A
	$T_C = 100\text{ }^\circ\text{C}$		30	
Pulsed Drain Current ¹		I_{DM}	100	
Avalanche Current		I_{AS}	40	
Avalanche Energy	$L = 0.1\text{mH}, I_D=40\text{A}, R_G=25\Omega$	E_{AS}	80	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	40	
Power Dissipation	$T_C = 25\text{ }^\circ\text{C}$	P_D	50	W
	$T_C = 100\text{ }^\circ\text{C}$		20	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		2.5	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		62	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	3.0	4.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 30V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 80V, V_{GS} = 0V$			1	μA
		$V_{DS} = 70V, V_{GS} = 0V, T_J = 125\text{ }^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = 10V, V_{GS} = 10V$	47			A
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 10V, I_D = 20A$		12	14	m Ω
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 20A$		42		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 50V, f = 1MHz$		3330		pF
Output Capacitance	C_{oss}			200		
Reverse Transfer Capacitance	C_{rss}			43		
Gate Resistance	R_g	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$		1.7		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 50V, V_{GS} = 10V, I_D = 20A$		39.3		nC
Gate-Source Charge ^{1,2}	Q_{gs}			24.3		
Gate-Drain Charge ^{1,2}	Q_{gd}			3.1		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 50V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			80		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			90		
Fall Time ^{1,2}	t_f			90		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25\text{ }^\circ\text{C}$)						
Continuous Current	I_S				47	A
Pulsed Current ³	I_{SM}				100	
Forward Voltage ¹	V_{SD}	$I_F = 20A, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 20A, di_F/dt = 100A / \mu S$		150		nS
Reverse Recovery Charge	Q_{rr}				450	


¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMD14N10H for EDFN 5 x 6






TYPICAL CHARACTERISTICS







Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

