


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	30V
$R_{DS(on)}(\text{MAX.})$	$8.2\text{m}\Omega$
I_D	22A

UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	22	A
	$T_A = 25^\circ\text{C}$		13	
	$T_C = 100^\circ\text{C}$		16	
Pulsed Drain Current ¹		I_{DM}	88	
Avalanche Current		I_{AS}	30	
Avalanche Energy	$L = 0.1\text{mH}, I_{AS}=30\text{A}, RG=25\Omega$	E_{AS}	45	
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	22.5	mJ
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	21	
	$T_C = 100^\circ\text{C}$		8.3	
Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	2.5	W
	$T_A = 100^\circ\text{C}$		1	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

100% UIS testing in condition of $V_D=25\text{V}$, $L=0.1\text{mH}$, $V_G=10\text{V}$, $I_L=15\text{A}$, Rated $V_{DS}=30\text{V}$ N-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		6	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³50°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1	1.7	3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24V, V_{GS} = 0V$			1	μA
		$V_{DS} = 20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	22			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 13A$		7.1	8.2	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 9A$		10	13	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 13A$		22		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$		855		pF
Output Capacitance	C_{oss}			136		
Reverse Transfer Capacitance	C_{rss}			74		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		3		Ω
Total Gate Charge ^{1,2}	$Q_g(V_{GS}=10V)$	$V_{DS} = 15V, V_{GS} = 10V,$ $I_D = 13A$		13.8		nC
	$Q_g(V_{GS}=4.5V)$			6.6		
Gate-Source Charge ^{1,2}	Q_{gs}			3.6		
Gate-Drain Charge ^{1,2}	Q_{gd}			1.9		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 15V,$ $I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		ns
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			25		
Fall Time ^{1,2}	t_f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$)						
Continuous Current	I_S	$I_F = 13A, V_{GS} = 0V$			22	A
Pulsed Current ³	I_{SM}				88	
Forward Voltage ¹	V_{SD}				1.2	V
Reverse Recovery Time	t_{rr}			22		nS
Peak Reverse Recovery Current	$I_{RM(\text{REC})}$			50		A
Reverse Recovery Charge	Q_{rr}			12		nC


¹Pulse test : Pulse Width \leq 300 μ sec, Duty Cycle \leq 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB08N03V for EDFN 3 x 3



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	L1	θ1
Min.	0.65	0	0.20	0.10	2.90	2.15	3.10	2.90	1.53	0.55	0.25	-	0°
Typ.	0.75	-	0.30	0.15	3.00	2.45	3.20	3.00	1.97	0.65	0.40	0.075	10°
Max.	0.90	0.05	0.40	0.25	3.30	2.74	3.50	3.30	2.59	0.75	0.60	0.150	14°

Recommended minimum pads

