EM78447S

8-Bit Microprocessor with OTP ROM

Product Specification

Doc. Version 1.2

ELAN MICROELECTRONICS CORP.

February 2010



Trademark Acknowledgments:

IBM is a registered trademark and PS/2 is a trademark of IBM. Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo are trademarks of ELAN Microelectronics Corporation.

Copyright © 2003~2010 by ELAN Microelectronics Corporation All Rights Reserved Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



ELAN MICROELECTRONICS CORPORATION

Headquarters:

Hsinchu Science Park Hsinchu, TAIWAN 30076 Tel: +886 3 563-9977 Fax: +886 3 563-9966 webmaster@emc.com.tw http://www.emc.com.tw

No. 12, Innovation 1st Road

Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd.

Flat A, 19F., World Tech Centre 95 How Ming Street, Kwun Tong Kowloon, HONG KONG Tel: +852 2723-3376 Fax: +852 2723-7780

Shenzhen:

Elan Microelectronics Shenzhen, Ltd.

elan-sz@elanic.com.cn

3F, SSMEC Bldg., Gaoxin S. Ave. I Shenzhen Hi-tech Industrial Park (South Area), Shenzhen CHINA 518057 Tel: +86 755 2601-0565 Fax: +86 755 2601-0500

USA:

Elan Information Technology Group (U.S.A.)

PO Box 601 Cupertino, CA 95015 U.S.A. Tel: +1 408 366-8225 Fax: +1 408 366-8225

Shanghai:

Elan Microelectronics Shanghai, Ltd.

#34, First Fl., 2nd Bldg., Lane 122, Chunxiao Rd. Zhangjiang Hi-Tech Park Shanghai, CHINA 201203 Tel: +86 21 5080-3866 Fax: +86 21 5080-4600 elan-sh@elanic.com.cn



1	Ger	neral D	Description	1
2	Fea	tures .		1
3	Pin	Assig	nment and Description	2
	3.1		4447S Series Pin Assignment	
	3.2		4447SAP and EM78447SAM Pin Description	
	3.3		3447SAS Pin Description	
	3.4		447SBP and EM78447SBWM Pin Description	
4			Description	
7	4.1		ational Registers	
	4.1	4.1.1	R0 (Indirect Addressing Register)	
		4.1.2	R1 (Time Clock/Counter)	
		4.1.3	R2 (Program Counter) and Stack	
		4.1.4	R3 (Status Register)	
		4.1.5	R4 (RAM Select Register)	
		4.1.6	R5~R7 (Port 5 ~ Port 7)	
		4.1.7	R8~R1F and R20~R3E (General Purpose Registers)	
		4.1.8	R3F (Interrupt Status Register)	
	4.2		al Function Registers	
		4.2.1	A (Accumulator)	
		4.2.2	CONT (Control Register)	
		4.2.3	IOC5 ~ IOC7 (I/O Port Control Register)	
		4.2.4	IOCB (Wake-up Control Register for Port 6)	
		4.2.5	IOCE (WDT Control Register)	
		4.2.6	IOCF (Interrupt Mask Register)	
	4.3	TCC/\	WDT and Prescaler	13
	4.4	I/O Po	orts	14
	4.5		and Wake-up	
		4.5.1	Reset	
			4.5.1.1 Sleep 2 and Sleep 1 Modes Operation Summary	
			4.5.1.2 Register Initial Values after Reset	
		4.5.2	Status of RST, T, and P of Status Register	
	4.6	Interru	upt	
	4.7		ator	
		471	Oscillator Modes	
		4.7.2	Crystal Oscillator/Ceramic Resonators (Crystal)	
		-	4.7.2.1 Crystal/Resonator Serial and Parallel Mode Circuits	
		4.7.3	External RC Oscillator Mode	
	4.8		Option Register	



	4.9	Power-On Considerations	26
		4.9.1 External Power-on Reset Circuit	26
		4.9.2 Residue-Voltage Protection	27
	4.10	Instruction Set	28
		4.10.1 EM78447S Instruction Set Table	29
5	Tim	ing Diagram	31
6	Abs	solute Maximum Ratings	32
7	Elec	ctrical Characteristics	32
	7.1	DC Electrical Characteristic	32
	7.2	AC Electrical Characteristic	33
Α	Pac	APPENDIX kage Type	34
^	A.1	Packaging Material Specification	
В		kaging Configuration	
	B.1	28-Lead Plastic Dual In-line Package (DIP) - 600 mil	
	B.2	32-Lead Plastic Dual In-line Package (DIP) - 600 mil	
	B.3		
		28-Lead Plastic Small Outline Package (SOP) - 300 mil	
	B.4	32-Lead Plastic Small Outline Package (SOP) - 450 mil	
	B.5	28-Lead Shrink Small Outline Package (SSOP) - 209 mil	38

APPENDIX

Specification Revision History

Doc. Version	Revision Description	Date
1.0	Initial version	-
1.1	Change Power on reset content	2003/06/25
1.2	Modify temperature Modify the description of Sleep 2 mode Add package configurations drawings	2010/02/04



1 General Description

EM78447S is an 8-bit microprocessor with low-power and high-speed CMOS technology. The chip is integrated with on-chip watchdog timer (WDT), RAM, ROM, real time clock/counter, external interrupt, power down mode, and tri-state I/O.

2 Features

- Operating voltage range:
 - 2.3V ~ 5.5V base on 0°C ~ 70°C
 - 2.5V ~ 5.5V base on -20°C ~ 70°C
- Operating frequency range (base on two clocks):
 - Crystal Mode:
 - DC ~ 20MHz @ 5V
 - DC ~ 8MHz @ 3V
 - DC ~ 4MHz @ 2.3V
 - RC Mode:
 - DC ~ 4MHz @ 5V
 - DC ~ 4MHz @ 3V
 - DC ~ 4MHz @ 2.3V
- Low power consumption:
 - Less then 2.2 mA at 5V/4MHz
 - Typically 30 μA at 3V/32KHz
 - Typically 1 μA during sleep mode
- 4K × 13 bits on chip ROM
- One configuration register to accommodate user's ID register requirements
- 148×8 bits on chip registers (SRAM, general purpose register)
- 3 bi-directional I/O ports

- 5 level stacks for subroutine nesting
- 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
- Two clocks per instruction cycle
- Power down (SLEEP) mode
- Two available interruptions
 - · TCC overflow interrupt
 - External interrupt
- Programmable free running watchdog timer
- 10 programmable pull-high pins
- 2 programmable open-drain pins
- 2 programmable R-option pins
- Package types:
 - 28 pin DIP 600mil: EM78447SAP
 28 pin SOP(SOIC) 300mil: EM78447SAM
 28 pin SSOP 209mil: EM78447SAS
 32 pin DIP 600mil: EM78447SBP
 32 pin SOP(SOIC) 450mil: EM78447SBWM
- 99.9% single instruction cycle commands
- The transient point of system frequency between HXT and LXT is around 400KHz



3 Pin Assignment and Description

3.1 EM78447S Series Pin Assignment




Figure 3-1 Pin Assignment



3.2 EM78447SAP and EM78447SAM Pin Description

Symbol	Pin No.	Туре	Function
VDD	2	-	Power supply
OSCI	27	I	Crystal type: Crystal input terminal or external clock input pin RC type: RC oscillator input pin
osco	26	I/O	Crystal type: Output terminal for crystal oscillator or external clock input pin RC type: Instruction clock output External clock signal input
TCC	1	I	Real time clock/counter (with Schmitt Trigger input pin) must be tied to VDD or VSS if not in use.
/RESET	28	I	Input pin with Schmitt Trigger. If this pin remains at logic low, the controller will also remain in reset condition.
P50~P53	6~9	I/O	Bidirectional 4-bit input/output pins
P60~P67	10~17	I/O	Bidirectional 8-bit input/output pins. These can be pulled-high internally by software control.
P70~P77	18~25	I/O	Bidirectional 8-bit input/output pins: P74~P75 can be pulled-high internally by software control P76~P77 can have open-drain output by software control P70 and P71 can also be defined as R-option pins
/INT	5	I	External interrupt pin triggered by a falling edge
VSS	4	-	Ground
NC	3	-	No connection

3.3 EM78447SAS Pin Description

Symbol	Pin No.	Туре	Function
VDD	3	-	Power supply
OSCI	27	I	Crystal type: Crystal input terminal or external clock input pin. RC type: RC oscillator input pin
osco	26	I/O	Crystal type: Output terminal for crystal oscillator or external clock input pin. RC type: Instruction clock output External clock signal input
TCC	2	1	Real time clock/counter (with Schmitt trigger input pin) must be tied to VDD or VSS if not in use.
/RESET	28	I	Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition.
P50~P53	5~8	I/O	Bidirectional 4-bit input/output pins
P60~P67	9~13, 15~17	I/O	Bidirectional 8-bit input/output pins. These can be pulled-high internally by software control.
P70~P77	18~25	I/O	Bidirectional 8-bit input/output pins: P74~P75 can be pulled-high internally by software control P76~P77 can have open-drain output by software control P70 and P71 can also be defined as R-option pins
/INT	4	-	External interrupt pin triggered by a falling edge.
VSS	1, 14	-	Ground



3.4 EM78447SBP and EM78447SBWM Pin Description

Symbol	Pin No.	Туре	Function
VDD	4	-	Power supply
OSCI	29	I	Crystal type: Crystal input terminal or external clock input pin RC type: RC oscillator input pin
osco	28	I/O	Crystal type: Output terminal for crystal oscillator or external clock input pin. RC type: Instruction clock output External clock signal input
TCC	3	I	Real time clock/counter (with Schmitt trigger input pin), must be tied to VDD or VSS if not in use.
/RESET	30	I	Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition.
P50~P57	8~11, 2~1, 32~31	I/O	Bidirectional 8-bit input/output pins.
P60~P67	12~19	I/O	Bidirectional 8-bit input/output pins. These can be pulled -high internally by software control.
P70~P77	20~27	I/O	Bidirectional 8-bit input/output pins: P74~P75 can be pulled-high internally by software control P76~P77 can have open-drain output by software control P70 and P71 can also be defined as R-option pins
/INT	7	I	External interrupt pin triggered by a falling edge
VSS	6	-	Ground
NC	5	-	No connection



4 Function Description




Figure 4-1 EM78447S Functional Block Diagram

4.1 Operational Registers

4.1.1 R0 (Indirect Addressing Register)

R0 is not a physically implemented register. Its major function is to perform as an indirect addressing pointer. Any instruction using R0 as a pointer actually accesses data pointed by the RAM Select Register (R4).

4.1.2 R1 (Time Clock/Counter)

- Incremented by an external signal edge, which is defined by the TE bit (CONT-4) through the TCC pin, or by the instruction cycle clock.
- Writable and readable as any other registers.
- Defined by resetting PAB (CONT-3).
- The prescaler is assigned to TCC when the PAB bit (CONT-3) is reset.
- The contents of the prescaler counter will be cleared only when the TCC register is written with a value.



4.1.3 R2 (Program Counter) and Stack




Figure 4-2 Program Counter & Stack Structure

- Depending on the device type, R2 and hardware stack are 10-bit wide. The structure is depicted in Figure 4-2 above.
- The configuration structure generates 1024×13 bits on-chip OTP ROM addresses to the relative programming instruction codes. One program page is 1024 words long.
- R2 is set as all "1"s when under RESET condition.
- "JMP" instruction allows direct loading of the lower 10 program counter bits. Thus,"JMP" allows the PC to go to any location within a page.
- "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed onto the stack. Thus, the subroutine entry address can be located anywhere within a page.
- "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top-level stack.
- "ADD R2,A" allows the contents of 'A' to be added to the current PC, and the ninth and tenth bits of the PC are cleared.
- "MOV R2,A" allows loading of an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits of the PC are cleared.
- Any instruction that writes to R2 (e.g. "ADD R2,A", "MOV R2,A", "BC R2,6", etc.) will cause the ninth and tenth bits (A8~A9) of the PC to be cleared. Thus, the computed jump is limited to the first 256 locations of a page.
- All instructions are single instruction cycle (fclk/2 or fclk/4) except for the instruction that would change the contents of R2. Such instruction will need one more instruction cycle.



■ Data Memory Configuration




Figure 4-3 Data Memory Configuration



4.1.4 R3 (Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GP	PS1	PS0	Т	Р	Z	DC	С

Bit 7 (GP): General read/write bit

Bits 6 (PS1) ~ 5 (PS0): Page select bits. PS1~PS0 are used to pre-select a program memory page. When executing a "JMP", "CALL", or other instructions which cause the program counter to change (e.g., MOV R2, A), the PS1~PS0 are loaded into the 11th and 12th bits of the program counter and select one of the available program memory pages.

NOTE

RET (RETL, RETI) instruction does not change the PS0~PS1 bits. That is, the program will always return to the page from where the subroutine was called, regardless of the PS1~PS0 bits current setting.

PS1	PS0	Program Memory Page [Address]
0	0	Page 0 [000-3FF]
0	1	Page 1 [400-7FF]
1	0	Page 2 [800-BFF]
1 1		Page 3 [C00-FFF]

Bit 4 (T): Time-out bit. Set to "1" with the "SLEP" and "WDTC" commands, or during power up, and reset to "0" with the WDT time-out.

Bit 3 (P): Power down bit. Set to "1" during power on or by "WDTC" command and reset to "0" by "SLEP" command.

Bit 2 (Z): Zero flag. Set to "1" if the result of an arithmetic or logic operation is zero.

Bit 1 (DC): Auxiliary carry flag

Bit 0 (C): Carry flag

4.1.5 R4 (RAM Select Register)

Bits 7~6: Determine which bank is activated among the 4 banks.

Bits 5~0: Are used to select the registers (Address 00~3F) in the indirect addressing mode.

If no indirect addressing is used, the RSR can be used as an 8-bit general-purpose read/writer register. See the data memory configuration in Figure 4-3 above

4.1.6 R5~R7 (Port 5 ~ Port 7)

R5, R6, and R7 are I/O registers



4.1.7 R8~R1F and R20~R3E (General Purpose Registers)

R8~R1F, and R20~R3E (including Banks 0~3) are general-purpose registers.

4.1.8 R3F (Interrupt Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	EXIF	-	-	TCIF

Bit 3 (EXIF): External interrupt flag. Set by a falling edge on the /INT pin. The

flag is cleared by software

Bits 1, 2 & 4~7: Not implemented and are read as "0".

Bit 0 (TCIF): TCC overflow interrupt flag. Set when TCC overflows; the flag is

cleared by software.

0: Non-interrupt

1: Interrupt request

R3F can be cleared by instruction, but cannot be set by instruction. IOCF is the interrupt mask register.

NOTE

Reading R3F obtains the result of the R3F "logic AND" and IOCF.

4.2 Special Function Registers

4.2.1 A (Accumulator)

Internal data transfer operation, or instruction operand holding usually involves the temporary storage function of the Accumulator, which is not an addressable register.

4.2.2 CONT (Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/PHEN	/INT	TS	TE	PAB	PSR2	PSR1	PSR0

The CONT register is both readable and writable.

Bit 7 (/PHEN): Control bit is used to enable the pull-high of P60~P67, P74, and P75

pins

0: Enable internal pull-high

1: Disable internal pull-high

Bit 6 (/INT): Interrupt enable flag

0: Masked by DISI or hardware interrupt

1: Enabled by ENI/RETI instructions



Bit 5 (TS): TCC signal source

0: Internal instruction cycle clock

1: Transition on TCC pin

Bit 4 (TE): TCC signal edge

0: Increment if transition is from low to high takes place on TCC pin

1: Increment if transition is from high to low takes place on TCC pin

Bit 3 (PAB): Prescaler assignment bit

0: TCC

1: WDT

Bit 2 (PSR2) ~ Bit 0 (PSR0): TCC/WDT prescaler bits

PSR2	PSR1	PSR0	TCC Rate	WDT Rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

4.2.3 IOC5 ~ IOC7 (I/O Port Control Register)

0: Defines the relative I/O pin as output

1: Place the relative I/O pin into high impedance

IOC5, IOC6, and IOC7 registers are all readable and writable.

4.2.4 IOCB (Wake-up Control Register for Port 6)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/WUE7	/WUE6	/WUE5	/WUE4	/WUE3	/WUE2	/WUE1	/WUE0

Bit 7 (/WUE7): Control bit used to enable the wake-up function of P67 pin.

Bit 6 (/WUE6): Control bit used to enable the wake-up function of P66 pin.

Bit 5 (/WUE5): Control bit used to enable the wake-up function of P65 pin.

Bit 4 (/WUE4): Control bit used to enable the wake-up function of P64 pin.

Bit 3 (/WUE3): Control bit used to enable the wake-up function of P63 pin.

Bit 2 (/WUE2): Control bit used to enable the wake-up function of P62 pin.

Bit 1 (/WUE1): Control bit used to enable the wake-up function of P61 pin.



Bit 0 (/WUE0): Control bit used to enable the wake-up function of P60 pin.

0: Enable internal wake-up

1: Disable internal wake-up

IOCB Register is readable and writable.

4.2.5 IOCE (WDT Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	ODE	WDTE	SLPC	ROC	-	-	/WUE

Bit 6 (ODE): Control bit used to enable the open-drain function of P76 and P77 pins

0: Disable open-drain output

1: Enable open-drain output

The ODE bit can be read and written to.

Bit 5 (WDTE): Control bit used to enable Watchdog timer

The WDTE bit is used only when ENWDT, the CODE Option bit, is "0". It is only when the ENWDT bit is "0" that WDTE bit is able to disable /enable the WDT.

0: Disable WDT

1: Enable WDT

The WDTE bit is not used if ENWDT, the CODE Option bit ENWDT, is "1". That is, if the ENWDT bit is "1", WDT is always disabled no matter what the WDTE bit status is. The WDTE bit can be read and written.

Bit 4 (SLPC): This bit is set by hardware at the low level trigger of the wake-up signal and is cleared by software. SLPC is used to control the oscillator operation. The oscillator is disabled (oscillator is stopped, and the controller enters into Sleep 2 mode) on the high-to-low transition and is enabled (controller is awakened from Sleep 2 mode) on the low-to-high transition. In order to ensure a stable oscillator output, once the oscillator is enabled again, there should be a delay for approximately 18ms¹ (oscillator start-up timer (OST)) before the next instruction of the program is executed. The OST is always activated by a wake-up event from Sleep mode regardless whether the Code Option bit ENWDT status is "0" or otherwise. After waking up, the WDT is enabled if the Code Option ENWDT is "1". The block diagram of Sleep 2 mode and wake-up invoked by an input trigger is depicted in the following figure (Figure 4-4). The SLPC bit can be read and written to.

Vdd = 5V, set up time period = $16.2ms \pm 30\%$ Vdd = 3V, set up time period = 19.6ms ± 30%






Figure 4-4 Block Diagram Showing Sleep Mode and Wake-up Circuits on I/O Ports

Bit 3 (ROC): ROC is used for the R-option. Setting ROC to "1" enables the status of the R-option pins (P70, P71) and allows the controller to read. Clearing ROC disables the R-option function. Otherwise, the R-option function is introduced. You must connect the P71 pin and/or P70 pin to VSS with a $430 \text{K}\Omega$ external resistor (Rex). If Rex is connected /disconnected to VDD, the status of P70 (P71) will be read as "0"/"1" (refer to Figure 4-6b of Section 4.4). The ROC bit is readable and writable.

Bits 1~2, & 7: Not used

Bit 0 (/WUE): Control bit is used to enable the wake-up function of P74 and P75.

0: Enable the wake-up function

1: Disable the wake-up function

The /WUE bit can be read and written to.



4.2.6 IOCF (Interrupt Mask Register)

Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	EXIE	-	-	TCIE

Bit 3 (EXIE): EXIF interrupt enable bit

0: Disable EXIF interrupt1: Enable EXIF interrupt

Bits 1,2, &4~7: Not used.

Bit 0 (TCIE): TCIF interrupt enable bit

0: Disable TCIF interrupt1: Enable TCIF interrupt

Individual interrupt is enabled by setting its associated control bit in the IOCF to "1". Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction (refer to Figure4-8 under Section 4.6).

IOCF register is readable and writable.

4.3 TCC/WDT and Prescaler

An 8-bit counter is available as prescaler for the TCC or WDT. The prescaler is available for either the TCC or WDT only at a given time, and the PAB bit of the CONT register is used to determine the prescaler assignment. The PSR0~PSR2 bits determine the ratio. The prescaler is cleared each time the instruction is written to TCC under TCC mode. The WDT and prescaler, when assigned to WDT mode, are cleared by the "WDTC" or "SLEP" instructions. Figure 4-5 below depicts the circuit diagram of TCC/WDT.

R1 (TCC) is an 8-bit timer/counter. The TCC clock source can be internal or external clock input (edge selectable from TCC pin). If the TCC signal source is from the internal clock, TCC is incremented by 1 every time an instruction cycle is executed (without prescaler). Referring to Figure 4-5 below, CLK=Fosc/2 or CLK=Fosc/4 selection is determined by the Code Option bit CLK status. CLK=Fosc/2 is used if CLK bit is "0", and CLK=Fosc/4 is used if CLK bit is "1". If the TCC signal source comes from an external clock input, TCC is incremented by 1 at every falling edge or rising edge of the TCC pin.

The watchdog timer is a free running on-chip RC oscillator. The WDT keeps on running even after the oscillator driver has been turned off (i.e., in Sleep mode). During normal operation or Sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled any time during normal mode through software programming (refer to WDTE bit of IOCE register in Section 4.2.5 above). Without prescaler, the WDT time-out period is approximately 18 ms² (default).

Vdd = 5V, set up time period = $16.2 \text{ms} \pm 30\%$ Vdd = 3V, set up time period = $19.6 \text{ms} \pm 30\%$






Figure 4-5 TCC and WDT Block Diagram

4.4 I/O Ports

The I/O registers, Port 5, Port 6, and Port 7, are bidirectional tri-state I/O ports. The Pull-high, R-option, and Open-drain functions can be performed internally by CONT and IOCE respectively. Port 6, P74, and P75 feature input status change wake-up function. Each I/O pin can be defined as "input" or "output" pin by the I/O control register (IOC5 \sim IOC7). The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Port 5, Port 6, and Port 7 are illustrated in the following figures.




Figure 4-6a I/O Port and I/O Control Register Circuit






Figure 4-6b I/O Port with R-Option (P70, P71) Circuit

4.5 Reset and Wake-up

4.5.1 Reset

A Reset is initiated by one of the following events:

- 1) Power on reset
- 2) /RESET pin input "low"
- 3) WDT timeout (if enabled)

The device is kept in a Reset condition for a period of approximately 18ms³ (one oscillator start-up timer period) after the reset is detected. Once a Reset occurs, the following functions are performed (see next figure):

- The oscillator starts or is running
- The Program Counter (R2) is set to all "1"
- When power is switched on, Bits 5~6 of R3 and the upper 2 bits of R4 are cleared.
- All I/O port pins are configured as input mode (high-impedance state).
- The Watchdog timer and prescaler are cleared.
- At power on, Bits 5~6 of R3 are cleared.
- At power on, the upper 2 bits of R4 are cleared.
- The CONT register bits are set to all "1" except Bit 6 (INT flag).
- IOCB register is set to "1" (disable P60 ~ P67 wake-up function).
- Bits 3 and 6 of IOCE register are cleared, and Bits 0, 4, and 5 are set to "1".
- Bits 0 and 3 of R3F register and Bits 0 and 3 of IOCF registers are cleared.

-

Vdd = 5V, set up time period = $16.2 \text{ms} \pm 30\%$ Vdd = 3V, set up time period = $19.6 \text{ms} \pm 30\%$



The Sleep 1 mode (power down) is asserted by executing the "SLEP" instruction. While entering Sleep mode, WDT (if enabled) is cleared but keeps on running. The controller is awakened by one of the following events:

- 1) External reset input on /RESET pin;
- 2) WDT time-out (if enabled)

The above two events will cause the microcontroller EM78447S to reset. The T and P flags of R3 are used to determine the source of the reset (wake-up).

In addition to the basic Sleep 1 mode, EM78447S has another Sleep mode (designated as Sleep 2 mode) and is invoked by clearing the IOCE register "SLPC" bit. Under Sleep 2 mode, the controller can be awakened by one of the following events:

- 1) Any of the wake-up pins is "0" as illustrated in Figure 4-4 under Section 4.2.5. Upon waking, the controller will continue to execute the next instruction. In this case, before entering Sleep 2 Mode, the wake-up function of the trigger sources (P60~P67 and P74~P75) should be defined (i.e., as input pin) and enabled (i.e., pull-high and wake-up controlled). It should be noted that after waking up, the WDT will be enabled regardless what the Code Option bit ENWDT status is ("0" or "1"). The WDT operation (to be enabled or disabled) should be properly defined in software after waking up. See the Sleep 2 mode details operation in Section 4.5.1.1 below.
- 2) WDT time-out (if enabled) or external reset input on /RESET pin will trigger a controller reset.




Figure 4-7 Controller Reset Block Diagram



4.5.1.1 Sleep 2 and Sleep 1 Modes Operation Summary

Sleep 2 Mode	Sleep 1 Mode
a) Before Sleep	a) Before Sleep
1. Set Port 6, P74 or P75 as Input	Execute SLEP instruction
 Enable Pull-high and set WDT prescaler over 1:1 (Set CONT.7 and CONT.3 ~ CONT.0) 	
3. Enable Wake-up (Set IOCB or IOCE.0)	
4. Execute Sleep 2 (Set IOCE.4)	
b) After Wake-up	b) After Wake-up
1. Next instruction	1. Reset
2. Disable Wake-up	
3. Disable WDT (Set IOCE.5)	

If Port 6 (Input Status Change Wake-up) is used (Sleep 2 Mode, case 'a' in the above table) to wake-up the EM78447S from Sleep 1 mode, the following instructions must be executed before entering Sleep 2 mode:

MOV	A, @1111111b	;Set Port6 input
IOW	R6	
MOV	A, @0xxx1010b	;Set Port 6 pull-high, WDT prescaler. ;Prescaler must be set at 1:1
CONTW		
MOV	A, @00000000b	;Enable Port 6 wake-up function
IOW	RB	
MOV	A, @xx00xxx1b	;Enable SLEEP 2
IOW	RE	
After Wake-up		
NOP		
MOV	A, @1111111b	;Disable Port 6 wake-up function
IOW	RB	
VOM	A, @ xx01xxx1k	;Disable WDT
IOW	RE	

NOTE

- After waking up from Sleep 2 mode, WDT is automatically enabled. The WDT enabled/disabled operation after waking up from Sleep 2 mode should be properly defined in the software.
- To avoid reset from occurring when the Port 6 status change interrupt enters into interrupt vector, or is used to wake-up the MCU, the WDT prescaler must be set above 1:1 ratio.



4.5.1.2 Register Initial Values after Reset

LegendX: Not usedU: Unknown or don't care--: Not defined.P: Previous value before resett: Check tables under Section 4.5.2

		F. Frevious value before reset t. Check tables under Section 4.5.2												
Address	Name	Reset Type	Bit	7	Bit	6	Bi	t 5	Bi	t 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	C5	7	C5	56	C:	55	C:	54	C53	C52	C51	C50
		Туре	Α	В	Α	В	Α	В	Α	В				
N/A	IOC5	Power-On	0	1	0	1	0	1	0	1	1	1	1	1
		/RESET and WDT	0	1	0	1	0	1	0	1	1	1	1	1
		Wake-Up from Pin Change	0	Р	0	Р	0	Р	0	Р	Р	Р	Р	Р
		Bit Name	C6	67	C	36	С	65	С	64	C63	C62	C61	C60
N1/A	1000	Power-On	1		1	1		1		1	1	1	1	1
N/A	IOC6	/RESET and WDT	1		1	1		1		1	1	1	1	1
		Wake-Up from Pin Change	Р)	F)	F)	ı	Р	Р	Р	Р	Р
		Bit Name	C7	77	C	76	C.	75	C	74	C73	C72	C71	C70
		Power-On	1		1	1		1		1	1	1	1	1
N/A	IOC7	/RESET and WDT	1		1	1		1		1	1	1	1	1
		Wake-Up from Pin Change	Р)	F)	F)	ı	-	Р	Р	Р	Р
		Bit Name	/PH	EN	/IN	١T	Т	S	Т	Έ	PAB	PSR2	PSR1	PSR0
		Power-On	1		()		1		1	1	1	1	1
N/A	CONT	/RESET and WDT	1		F)		1		1	1	1	1	1
		Wake-Up from Pin Change	Р		F		ı	<u> </u>		<u> </u>	Р	Р	Р	Р
		Bit Name			-	_		_		-				
		Power-On	U	ı	ι	J	ı	J	ı	J	U	U	U	U
0x00		/RESET and WDT	Р)	F	<u> </u>	ı	5	ı	<u> </u>	Р	Р	Р	Р
		Wake-Up from Pin Change	Р		F	<u> </u>	ı	<u> </u>	ı	<u> </u>	Р	Р	Р	Р
		Bit Name			-	_	-	_		_				
		Power-On	0		()	()	(0	0	0	0	0
0x01	R1(TCC)	/RESET and WDT	0)	()	()	(0	0	0	0	0
		Wake-Up from Pin Change	Р		F	<u> </u>	ı	<u> </u>	ı	<u> </u>	Р	Р	Р	Р
		Bit Name			-	-	-	-	-	-				
		Power-On	1		1	1		1		1	1	1	1	1
0x02	R2(PC)	/RESET and WDT	1		1	1		1		1	1	1	1	1
		Wake-Up from Pin Change	0/F) *	0/I	P *	0/	P *	0/	P *	0/P*	0/P*	0/P*	0/P*
		Bit Name	GI		PS			S0		Т	Р	Z	DC	С
		Power-On	0)		1	1	U	U	U
0x03	R3(SR)	/RESET and WDT	0		()	-	t	t	Р	Р	Р
		Wake-Up from Pin Change	Р)	F	<u> </u>	ı	<u> </u>		t	t	Р	Р	Р
		Bit Name	RSF		RS		-	-	-	-				
0.51	R4	Power-On	0	-	(Ų	J	Į	J	U	U	U	U
0x04	(RSR)	/RESET and WDT	0		(5	-	D	Р	Р	Р	Р
		Wake-Up from Pin Change	Р)		>		-	Р	Р	Р	Р
		Bit Name	P5		P	56	P	55	P	54	P53	P52	P51	P50
0.05	DE(DE)	Power-On	U		ι			J		J	U	U	U	U
0x05	R5(P5)	/RESET and WDT	Р		F)	I	>	I	D	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	•	F)	ı)	ı	P	Р	Р	Р	Р
	1	· · · · · · · · · · · · · · · · · · ·	1										1	1

^{*} Execute the next instruction after the "SLPC" bit status of the IOCE register goes on high-to-low transition.



(Continuation)

Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	P67	P66	P65	P64	P63	P62	P61	P60
0x06	De(De)	Power-On	U	U	U	U	U	U	U	U
UXUO	R6(P6)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	P77	P76	P75	P74	P73	P72	P71	P70
0x07	R7(P7)	Power-On	U	U	U	U	U	U	U	U
UXU7	K/(F/)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	Х	Х	Х	Х	EXIF	Х	Х	TCIF
0x3F	DSE(ISD)	Power-On	U	U	U	U	0	U	U	0
UXSF	R3F(ISR)	/RESET and WDT	U	U	U	U	0	U	U	0
		Wake-Up from Pin Change	U	U	U	U	Р	U	U	Р
		Bit Name	/WUE7	/WUE6	/WUE5	/WUE4	WUE3	WUE2	WUE1	WUE0
0x0B	IOCB	Power-On	1	1	1	1	1	1	1	1
UXUB	ЮСВ	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	Х	ODE	WDTE	SLPC	ROC	Х	Х	/WUE
0x0E	IOCE	Power-On	U	0	1	1	0	U	U	1
UXUE	IOCE	/RESET and WDT	U	0	1	1	0	U	U	1
		Wake-Up from Pin Change	U	Р	1	1	Р	U	U	Р
		Bit Name	Х	Х	Х	Х	EXIE	Х	Х	TCIE
0x0F	IOCF	Power-On	U	U	U	U	0	U	U	0
UXUF	IUCF	/RESET and WDT	U	U	U	U	0	U	U	0
		Wake-Up from Pin Change	U	U	U	U	Р	U	U	Р
		Bit Name								
0x08	R8	Power-On	0	0	0	0	0	0	0	0
UXUO	Ro	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name								
0x09~	D0. D0E	Power-On	U	U	U	U	U	U	U	U
0x3E	R9~R3E	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р

4.5.2 Status of RST, T, and P of Status Register

A Reset condition is initiated by one of the following events:

- 1) A power-on condition
- 2) A high-low-high pulse on the /RESET pin
- 3) Watchdog timer time-out



The values of T and P as listed in table below, are used to verify the event that triggered the processor to wake up.

Reset Type	Т	Р
Power on	1	1
/RESET during Operating mode	*P	*P
/RESET wake-up during Sleep 1 mode	1	0
/RESET wake-up during Sleep 2 mode	*P	*P
WDT during Operating mode	0	*P
WDT wake-up during Sleep 1 mode	0	0
WDT wake-up during Sleep 2 mode	0	*P
Wake-up on pin change during Sleep 2 mode	*P	*P

^{*}P: Previous status before Reset

The following shows the events that may affect the T and P Status

Event	Т	Р
Power on	1	1
WDTC instruction	1	1
WDT time-out	0	*P
SLEP instruction	1	0
Wake-up on pin change during Sleep 2 mode	*P	*P

*P: Previous value before Reset

4.6 Interrupt

The following are the two interrupts of EM78447S:

- 1) TCC overflow interrupt
- 2) External interrupt (/INT pin)

R3F is the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF is the interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the interrupts (enabled) occurs, the next instruction will be fetched from address 001H. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in R3F. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine and before interrupts are enabled to avoid recursive interrupts.

The flag (except ICIF bit) in the Interrupt Status Register (R3F) is set regardless of the status of its mask bit or the execution of ENI. Note that the outcome of R3F is the logic AND of R3F and IOCF (refer to Figure 4-8 below). The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI).

When an interrupt is generated by the INT instruction (enabled), the next instruction will be fetched from Address 002H.






Figure 4-8 Interrupt Input Circuit

4.7 Oscillator

4.7.1 Oscillator Modes

The EM78447S can operate in three different oscillator modes:

- High Crystal (HXT) oscillator mode
- Low Crystal (LXT) oscillator mode
- External RC (ERC) oscillator mode

You can select one of them by programming MS, HLF, and HLP in the Code Option Register. The following table shows how these three modes are defined.

Mode	MS	HLF	HLP
ERC External RC oscillator mode)	0	* ×	* ×
HXT (High Crystal oscillator mode)	1	1	* ×
LXT (Low Crystal oscillator mode)	1	0	0

*x: Don't Care

NOTE

The transient point of the system frequency between HXT and LXY is 400kHz.

The maximum limit for operational frequencies of crystal/resonator under different VDDs is shown below.

Conditions	VDD	Fxt Max. (MHz)
	2.3	4.0
Two cycles with two clocks	3.0	8.0
	5.0	20.0



4.7.2 Crystal Oscillator/Ceramic Resonators (Crystal)

The EM78447S can be driven by an external clock signal through the OSCI pin as illustrated in Figure 4-9a below.

In most applications, Pin OSCI and Pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation as indicated in the Figure 4-9b. The same thing applies whether it is in the HXT mode or in the LXT mode.




Figure 4-9a Crystal/Resonator Circuit




Figure 4-9b Crystal/Resonator Circuit

The following table provides the recommended values of C1 and C2. Since each resonator has its own attribute, you should refer to its specification for appropriate values of C1 and C2. RS, which is a serial resistor, may be necessary for AT strip cut crystal or low frequency mode.

Oscillator Type	Frequency Mode	Frequency	C1 (pF)	C2 (pF)
		455 kHz	100~150	100~150
Ceramic Resonators	HXT	2.0 MHz	20~40	20~40
		4.0 MHz	10~30	10~30
		32.768 kHz	25	15
	LXT	100 kHz	25	25
		200 kHz	25	25
Crystal Oscillator		455 kHz	20~40	20~150
	HXT	1.0 MHz	15~30	15~30
		2.0 MHz	15	15
		4.0 MHz	15	15



4.7.2.1 Crystal/Resonator Serial and Parallel Mode Circuits




Figure 4-10a Crystal/Resonator Serial Mode Circuit




Figure 4-10b Crystal/Resonator Parallel Mode Circuit

4.7.3 External RC Oscillator Mode


For some applications that do not need a very precise timing calculation, the RC oscillator (Figure 4-11 below) offers a lot of cost savings. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to the manufacturing process variation.

In order to maintain a stable system frequency, the values of the Cext should not be less than 20pF, and the value of Rext should not be greater than 1 M Ω . If they cannot be kept in this range, the frequency is easily affected by noise, humidity, and leakage.



The smaller the Rext in the RC oscillator is, the faster its frequency will be. On the contrary, for very low Rext values, for instance; 1 K Ω , the oscillator becomes unstable because the NMOS cannot discharge the current of the capacitance correctly.

Based on the above reasons, it must be kept in mind that all of the supply voltage, the operation temperature, the components of the RC oscillator, the RC oscillator, the package type,



the RC oscillator, the package type, Figure 4-11 External RC Oscillator Mode Circuit and the way the PCB is layout, will affect the system frequency.

The following are the typical RC oscillator frequencies:

Cext	Rext	Average Fosc 5V, 25°C	Average Fosc 3V, 25°C	
	3.3k	4.32 MHz	3.56 MHz	
20 pF	5.1k	2.83 MHz	2.8 MHz	
20 με	10k	1.62 MHz	1.57 MHz	
	100k	184 kHz	187 kHz	
	3.3k	1.39 MHz	1.35 MHz	
100 pF	5.1k	950 kHz	930 kHz	
100 με	10k	500 kHz	490 kHz	
	100k	54 kHz	55 kHz	
	3.3k	580 kHz	550 kHz	
300 pF	5.1k	390 kHz	380 kHz	
300 με	10k	200 kHz	200 kHz	
	100k	21 kHz	21 kHz	

NOTE

- 1. Measured on DIP packages
- 2. This is for design reference only
- 3. The frequency drift is \pm 30%



4.8 Code Option Register

The EM78447S has a Code Option word that is not a part of the normal program memory. The option bits cannot be accessed during normal program execution.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
-	-	TYPE	/ENWDT	LVDD	HLF	MS	CLK

Bit 7: Not used

Bit 6: Reserved. This bit is set to "1" all the time.

Bit 5 (TYPE): Type selection for EM78447SA or SB

0: EM78447SB

1: EM78447SA

Bit 4 (/ENWDT): Watchdog timer enable bit

0: Enable1: Disable

Bit 3 (LVDD): Levels of operating voltage

0: Operating voltage = 2.3V~5.5V (not in power saving level)

1: Operating voltage = 4V~5.5V (in power saving level)

Bit 2 (HLF): Crystal frequency selection

0: Crystal 2 type (low frequency, 32.768kHz)

1: Crystal 1 type (high frequency)

This bit will affect the system oscillation only when Bit 12 (MS) is "1". When MS is "0", HLF must be "0".

NOTE

The transient point of the system frequency between HXT and LXY is 400 kHz.

Bit 1 (MS): Oscillator type selection

0: RC type

1: Crystal type (Crystal 1 and Crystal 2)

Bit 0 (CLK): Instruction period option bit

0: Two oscillator periods

1: Four oscillator periods

Refer to the Instruction Set, Section 4.10.



4.9 Power-On Considerations

Any microcontroller is not guaranteed to start and operate properly before the power supply remains at its steady or stabilized state.

The EM78447S POR voltage range is 1.2V~1.8V. For customer applications, when power is OFF, Vdd must drop to below 1.2V and remains OFF for 10µs before power can be switched ON again. This way, the EM78447S will reset and work normally. The extra external reset circuit will work well if Vdd can rise at very fast speed (50 ms or less). However, in most cases where critical applications are involved, extra devices are required to assist in solving the power-up problems.

4.9.1 External Power-on Reset Circuit

The circuit illustrated below implements an external RC to produce the reset pulse. The pulse width (time constant) should be kept long enough for Vdd to achieve the minimum operating voltage. This circuit is applicable when the power supply has a slow rise time. As the current leakage from the /RESET pin is about $\pm 5\mu A$, it is recommended that R should not be greater than 40 K Ω . In this way, the /RESET pin voltage is held below 0.2V. The diode (D) acts as a short circuit at the moment of power down. The capacitor C will discharge rapidly and fully. Rin, the current-limited resistor, will prevent high current or ESD (electrostatic discharge) from flowing into the Pin /RESET.




Figure 4-12 External Power-Up Reset Circuit



4.9.2 Residue-Voltage Protection

When the battery is replaced, device power (Vdd) is taken off but the residue-voltage remains. The residue-voltage may trip below Vdd minimum, but not to zero. This condition may cause a poor power-on reset. The following two figures show how to build the residue-voltage protection circuit.




Figure 4-13a Residue Voltage Protection Circuit 1




Figure 4-13b Residue Voltage Protection Circuit 2



4.10 Instruction Set

Each instruction in the instruction set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of 2 oscillator periods), unless the program counter is changed by instruction "MOV R2,A", "ADD R2,A", or by instructions of arithmetic or logic operation on R2 (e.g., "SUB R2,A", "BS (C) R2,6", "CLR R2", etc·). In this case, the execution takes two instruction cycles.

If for some reasons, the specification of the instruction cycle is not suitable for certain applications, try modifying the instruction as follows:

- 1) Change one instruction cycle to consist of four oscillator periods.
- 2) Execute within two instruction cycles, "JMP", "CALL", "RET", "RETL", "RETI", or the conditional skip ("JBS", "JBC", "JZ", "JZA", "DJZ", "DJZA") instructions which were tested to be true. Also execute within two instruction cycles the instructions that are written to the program counter.

Case 1 above is selected by the Code Option bit, called CLK. One instruction cycle consists of two oscillator clocks if CLK is low, and four oscillator clocks if CLK is high.

NOTE

Once the four oscillator periods within one instruction cycle is selected as in Case 1, the internal clock source to TCC should be CLK=Fosc/4, **NOT** Fosc/2 as indicated in Figure 4-5 of Section 4-3.

In addition, the instruction set has the following features:

- 1) Every bit of any register can be set, cleared, or tested directly.
- 2) The I/O register can be regarded as general register. That is, the same instruction can operate on the I/O register.



4.10.1 EM78447S Instruction Set Table

The following symbols are used:

- R = Register designator that specifies which one of the registers (including operation and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4 determine the selected register bank.
- **b** = Bit field designator that selects the value for the bit located in the Register "R" and which affects the operation.

k = 8 or 10-bit constant or literal value

Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$, Stop oscillator	T, P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T, P
0 0000 0000 rrrr	000r	IOW R	$A \rightarrow IOCR$	None ¹
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] \rightarrow PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	$CONT \to A$	None
0 0000 0001 rrrr	001r	IOR R	$IOCR \rightarrow A$	None ¹
0 0000 0010 0000	0020	TBL	R2+A → R2, Bits 8~9 of R2 unchanged	Z,C, DC
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0800	CLRA	$0 \rightarrow A$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C, DC
0 0001 01rr rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C, DC
0 0001 10rr rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A \vee R \to A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \vee R \to R$	Z
0 0010 10rr rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0 0010 11rr rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z, C, DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z, C, DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z



(Continuation)

Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	R+1 → A	Z
0 0101 01rr rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0 0101 10rr rrrr	05rr	DJZA R	$R-1 \rightarrow A$, skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$, skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1),$ $R(0) \rightarrow C, C \rightarrow A(7)$	С
0 0110 01rr rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1),$ $R(0) \rightarrow C, C \rightarrow R(7)$	С
0 0110 10rr rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1),$ $R(7) \rightarrow C, C \rightarrow A(0)$	С
0 0110 11rr rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1),$ $R(7) \rightarrow C, C \rightarrow R(0)$	С
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7),$ $R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	R+1 \rightarrow A, skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	$R+1 \rightarrow R$, skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None ²
0 101b bbrr rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None ³
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP],$ $(Page, k) \rightarrow PC$	None
1 01kk kkkk kkkk	1kkk	JMP k	$(Page,k) \to PC$	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \vee k \to A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETL k	$k \rightarrow A$, [Top of Stack] $\rightarrow PC$	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z, C, DC
1 1110 0000 0010	1E02	INT	$PC+1 \rightarrow [SP], 002H \rightarrow PC$	None
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z, C, DC

¹ This instruction is applicable to IOC5~IOC7, IOCB, IOCE, and IOCF only.

² This instruction is not recommended for R3F operation.

³ This instruction cannot operate under R3F



5 Timing Diagram




Figure 5-1 EM78447S Timing Diagram



6 Absolute Maximum Ratings

Items		Rating	
Temperature under bias	0°C	to	70°C
Storage temperature	-65°C	to	150°C
Input voltage	-0.3V	to	+6.0V
Output voltage	-0.3V	to	+6.0V
Operating Frequency (2clks)	DC	to	20 MHz

7 Electrical Characteristics

7.1 DC Electrical Characteristic

■ Ta= 0°C ~ 70°C, VDD= 5.0V±5%, VSS= 0V

Symbol	Parameter	Condition	Min	Тур.	Max	Unit
FXT	Crystal: VDD to 3V	Two cycles with two clocks	DC	-	8.0	MHz
FAI	Crystal: VDD to 5V	Two cycles with two clocks	DC	-	20.0	MHz
ERC	ERC: VDD to 5V	R: 5.1KΩ, C: 100 pF	F±30%	950	F±30%	KHz
IIL	Input Leakage Current for input pins	VIN = VDD, VSS	-	-	±1	μА
VIH1	Input High Voltage (VDD=5V)	Ports 5, 6	2.0	-	-	V
VIL1	Input Low Voltage (VDD=5V)	Ports 5, 6	-	-	0.8	V
VIHT1	Input High Threshold Voltage (VDD=5V)	/RESET, TCC	2.0	-		V
VILT1	Input Low Threshold Voltage (VDD=5V)	/RESET, TCC	-	-	0.8	V
VIHX1	Clock Input High Voltage (VDD=5V)	OSCI	3.5	-		٧
VILX1	Clock Input Low Voltage (VDD=5V)	OSCI	-	-	1.5	V
VIH2	Input High Voltage (VDD=3V)	Ports 5, 6	1.5	-		٧
VIL2	Input Low Voltage (VDD=3V)	Ports 5, 6	-	-	0.4	٧
VIHT2	Input High Threshold Voltage (VDD=3V)	/RESET, TCC	1.5	-		V
VILT2	Input Low Threshold Voltage (VDD=3V)	/RESET, TCC	-	-	0.4	٧
VIHX2	Clock Input High Voltage (VDD=3V)	OSCI	2.1	-		V
VILX2	Clock Input Low Voltage (VDD=3V)	OSCI	-	-	0.9	٧
VOH1	Output High Voltage (Ports 5, 6, 7)	IOH = -10.0 mA	2.4	-		٧
VOL1	Output Low Voltage (Ports 5, 6)	IOL = 9.0 mA	-	-	0.4	V
VOL2	Output Low Voltage (Port 7)	IOL = 14.0 mA	-	-	0.4	V
IPH	Pull-high current	Pull-high active, Input pin at VSS	-50	-100	-240	μА
ISB1	Power down current	All input and I/O pins at VDD, Output pin floating, WDT disabled	-	ı	1	μА
ISB2	Power down current	All input and I/O pins at VDD, Output pin floating, WDT enabled	-	ı	8	μА



(Continuation)

Symbol	Parameter	Condition	Min	Тур.	Max	Unit
ICC1	Operating supply current (VDD=3V) at two cycles/four clocks	/RESET= 'High', Fosc=32kHz (Crystal type, CLKS="0"), Output pin floating, WDT disabled	15	25	30	μА
ICC2	Operating supply current (VDD=3V) at Two cycles/four clocks	/RESET= 'High', Fosc=32kHz (Crystal type, CLKS="0"), Output pin floating, WDT enabled	-	30	35	μА
ICC3	Operating supply current (VDD=5V) at two cycles/two clocks	/RESET= 'High', Fosc=4MHz (Crystal type, CLKS="0"), Output pin floating, WDT enabled	-	-	2.2	mA
ICC4	Operating supply current (VDD=5V) at two cycles/four clocks	/RESET= 'High', Fosc=10MHz (Crystal type, CLKS="0"), Output pin floating, WDT enabled	-	-	5.0	mA

7.2 AC Electrical Characteristic

■ Ta=0°C ~ 70 °C, VDD=5V±5%, VSS=0V

	,					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle	-	45	50	55	%
Tino	Instruction cycle time	Crystal type	100	_	DC	ns
Tins	(CLKS="0")	RC type	500	_	DC	ns
Ttcc	TCC input period	_	(Tins+20)/N*	_	_	ns
Tdrh	Device reset hold time	Ta = 25°C	11.3	16.2	21.6	ms
Trst	/RESET pulse width	Ta = 25°C	2000	_	_	ns
Twdt	Watchdog timer period	Ta = 25°C	11.3	16.2	21.6	ms
Tset	Input pin setup time	-	_	0	-	ns
Thold	Input pin hold time	-	_	20	-	ns
Tdelay	Output pin delay time	C _{load} =20pF	_	50	_	ns

*N = Selected prescaler ratio

NOTE

Data under Typ. column are measured at 5V, 25°C



APPENDIX

A Package Type

OTP MCU	Package Type	Pin Count	Package Size
EM78447SAP	DIP	28	600 mil
EM78447SAM	SOP	28	300 mil
EM78447SAS	SSOP	28	209 mil
EM78447SBP	DIP	32	600 mil
EM78447SBWM	SOP	32	450 mil

NOTE

- All the above MCUs, are Green products and do not contain hazardous substances.
- These MCUs comply with the third edition of Sony SS-00259 standard.
- The Pb content of the device complies with Sony specifications of less than 100ppm.


A.1 Packaging Material Specification

Category	Specification
Electroplate type	Pure Tin
Ingredient (%)	Sn :100%
Melting point (°C)	232°C
Electrical Resistivity (μΩ-cm)	11.4
Hardness (hv)	8~10
Elongation (%)	>50%




B Packaging Configuration

B.1 28-Lead Plastic Dual In-line Package (DIP) - 600 mil




B.2 32-Lead Plastic Dual In-line Package (DIP) - 600 mil






B.3 28-Lead Plastic Small Outline Package (SOP) - 300 mil





B.4 32-Lead Plastic Small Outline Package (SOP) - 450 mil





B.5 28-Lead Shrink Small Outline Package (SSOP) - 209 mil

