

8+1 Channel Voltage Buffers for TFT LCD

■ FEATURES

- Wide supply voltage range 6.5V ~ 16V
- Rail-to-rail output swing (The highest two stage & lowest two stage)
- High slew rate 1V/ μ s
- GBWP 1 MHz
- 2 MHz -3dB Bandwidth
- Large Vcom Drive Current: $\pm 100\text{mA}_{(\text{Max})}$
- Ultra-small Package SSOP-24


■ APPLICATIONS

- TFT-LCD Reference Driver

■ GENERAL DESCRIPTION

The EC5569 is a 8+1 channel voltage buffers that buffers reference voltage for gamma correction in a thin film transistor liquid crystal display (TFT LCD). This device incorporating a Vcom amplifier circuits, four rail to rail buffer amplifier circuits (the highest two stage and lowest two stage) and 4 buffer amplifiers circuits. The EC5569 is available in a space saving 24-pin SSOP package, and the operating temperature is from -20°C to $+85^{\circ}\text{C}$.

■ PIN ASSIGNMENT



SSOP – 24

8+1 Channel Voltage Buffers for TFT LCD

■ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

Values beyond absolute maximum ratings may cause permanent damage to the device. These are stress ratings only; functional device operation is not implied. Exposure to AMR conditions for extended periods may affect device reliability.

Supply Voltage between V_{S+} and V_{S-}	+18V	Storage Temperature	-65°C to +150°C
Input Voltage (For rail-to-rail)	$V_{S-} - 0.5\text{V}, V_{S+} + 0.5\text{V}$	Operating Temperature	-40°C to +85°C
Maximum Continuous Output Current (1~8 Buffers)	30mA	Lead Temperature	260°C
Maximum Continuous Output Current(Com Buffer)	100mA	ESD Voltage	2kV
Maximum Die Temperature	+125°C		

Important Note:

All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

■ ELECTRICAL CHARACTERISTICS

$V_{S+} = +5\text{V}, V_{S-} = -5\text{V}, R_L = 10\text{k}\Omega$ and $C_L = 10\text{pF}$ to 0V, $T_A = 25^\circ\text{C}$ unless otherwise specified.

Parameter	Description	Condition	Min	Typ	Max	Units
Input Characteristics						
V_{OS}	Input Offset Voltage	$V_{CM} = 0\text{V}$		2	12	mV
TCV_{OS}	Average Offset Voltage Drift	[1]		5		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current	$V_{CM} = 0\text{V}$		2	50	nA
R_{IN}	Input Impedance			1		G
C_{IN}	Input Capacitance			1.35		pF
Output Characteristics						
V_{OL}	Output Swing Low	$I_L = -5\text{mA}$ (O1,O2,O7,O8 rail-to-rail Buffers)		-4.92	-4.85	V
V_{OH}	Output Swing High	$I_L = 5\text{mA}$ (O1,O2,O7,O8 rail-to-rail Buffers)	4.85	4.92		V
V_{OL}	Output Swing Low	$I_L = -5\text{mA}$ (Out3~Out8 Buffers)	-3.5			V
V_{OH}	Output Swing High	$I_L = 5\text{mA}$ (Out3~Out8 Buffers)	3.5			V
I_{SC}	Short Circuit Current	(Out1 ~ Out8 Buffers)		± 120		mA
I_{OUT}	Output Current	(Out1 ~ Out8 Buffers)		± 30		mA
$I_{SC(Com)}$	Short Circuit Current	(Com Buffer)		± 300		mA
$I_{OUT(Com)}$	Output Current	(Com Buffer)		± 100		mA
Power Supply Performance						
PSRR	Power Supply Rejection Ratio	V_S is moved from $\pm 3.25\text{V}$ to $\pm 7.75\text{V}$	60	80		dB
I_S	Supply Current (Per Amplifier)	No Load (Out1 ~ Out8 Buffers)		500	750	μA
$I_{S(Com)}$	Supply Current	(Com Buffer)		5		mA
Dynamic Performance						
SR	Slew Rate [2]	$-4.0\text{V} \leq V_{OUT} \leq 4.0\text{V}$, 20% to 80%		1		$\text{V}/\mu\text{s}$
t_s	Settling to +0.1% ($A_V = +1$)	($A_V = +1$), $V_O = 2\text{V}$ Step		5		μs
BW	-3dB Bandwidth	$R_L = 10\text{k}\Omega$, $C_L = 10\text{PF}$		2		MHz
PM	Phase Margin	$R_L = 10\text{k}\Omega$, $C_L = 10\text{PF}$		60		Degrees
CS	Channel Separation	$f = 1\text{MHz}$		75		dB
1. Measured over operating temperature range 2. Slew rate is measured on rising and falling edges						

■ TYPICAL PERFORMANCE CURVES




Figure (a) Input Offset Voltage Distribution




Figure (b) Input beyond the rails




Figure (c) Rail to Rail Capability




Figure (d) Large Signal Transient Response




Figure (e) Large Signal Transient Response




Figure (f) Small Signal Transient Response

■ TYPICAL PERFORMANCE CURVES




Figure (g) Open Loop Gain & Phase vs. Frequency




Figure (h) Frequency Response for Various C_L




Figure (h) Frequency Response for Various R_L

■ APPLICATIONS INFORMATION

Product Description

The EC5569 rail-to-rail 9 channels amplifier is built on an advanced high voltage CMOS process. It's beyond rails input capability and full swing of output range made itself an ideal amplifier for use in a wide range of general-purpose applications. The features of 1 μ S high slew rate, fast settling time, 2MHz of GBWP as well as high output driving capability have proven the EC5569 a good voltage reference buffer in TFT-LCD for grayscale reference applications. High phase margin and extremely low power consumption (500 μ A per amplifier) make the EC5569 ideal for Connected in voltage follower mode for low power high drive applications

Supply Voltage, Input Range and Output Swing

The EC5569 can be operated with a single nominal wide supply voltage ranging from 6.5V to 16V with stable performance over operating temperatures of -40 °C to +85 °C.

With 500mV greater than rail-to-rail input common mode voltage range and 75dB of Common Mode Rejection Ratio, the EC5569 allows a wide range sensing among many applications without having any concerns over exceeding the range and no compromise in accuracy. The output swings of the EC5569 typically extend to within 80mV of positive and negative supply rails with load currents of 5mA. The output voltage swing can be even closer to the supply rails by merely decreasing the load current. Figure 1 shows the input and output waveforms for the device in the unity-gain configuration. The amplifier is operated under ± 5 V supply with a 10k Ω load connected to GND. The input is a 10Vp-p sinusoid. An approximately 9.985 Vp-p of output voltage swing can be easily achieved.




Figure 1. Operation with Rail-to-Rail Input and Output

Output Short Circuit Current Limit

A +/-120mA short circuit current will be limited by the EC5569 if the output is directly shorted to the positive or the negative supply. For an indefinitely output short circuit, the power dissipation could easily increase such that the device may be damaged. The internal metal interconnections are well designed to prevent the output continuous current from exceeding +/-30

mA such that the maximum reliability can be well maintained.

Output Phase Reversal

The EC5569 is designed to prevent its output from being phase reversal as long as the input voltage is limited from $V_{S-} - 0.5V$ to $V_{S+} + 0.5V$. Figure 2 shows a photo of the device output with its input voltage driven beyond the supply rails. Although the phase of the device's output will not be reversed, the input's over-voltage should be avoided. An improper input voltage exceeds supply range by more than 0.6V may result in an over stress damage.




Figure 2. Operation with Beyond-the Rails Input

Power Dissipation

The EC5569 is designed for maximum output current capability. Even though momentary output shorted to ground causes little damage to the device.

For the high drive amplifier EC5569, it is possible to exceed the 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area. The maximum power dissipation allowed in a package is determined according to:

$$P_{Dmax} = \frac{T_{Jmax} - T_{Amax}}{\Theta_{JA}}$$

Where:

T_{Jmax} = Maximum Junction Temperature

T_{Amax} = Maximum Ambient Temperature

Θ_{JA} = Thermal Resistance of the Package

P_{Dmax} = Maximum Power Dissipation in the Package.

8+1 Channel Voltage Buffers for TFT LCD

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{Dmax} = \sum_i [V_S * I_{Smax} + (V_{S+} - V_O) * I_L]$$

When sourcing, and

$$P_{Dmax} = \sum_i [V_S * I_{Smax} + (V_O - V_{S-}) * I_L]$$

When sinking.

Where:

$i = 1$ to 4

V_S = Total Supply Voltage

I_{Smax} = Maximum Supply Current Per Amplifier

V_O = Maximum Output Voltage of the Application

I_L = Load current

R_L = Load Resistance = $(V_{S+} - V_O) / I_L = (V_O - V_{S-}) / I_L$

A calculation for R_L to prevent device from overheat can be easily solved by setting the two P_{Dmax} equations equal to each other. Figure 3 and Figure 4 show the relationship between package power dissipation and ambient temperature under the JEDEC JESD 51-7 high effective thermal conductivity test board and SEMI G42-88 single layer test board respectively. From these charts, conditions of the device overheat then can be easily found. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if P_{Dmax} exceeds the device's power de-rating curves. To ensure proper operation, it is important to observe the recommended de-rating curves shown in Figure 3 and Figure 4.




Figure 3. Package Power Dissipation vs. Ambient Temperature




Figure 4. Package Power Dissipation vs. Ambient Temperature

Driving Capacitive Loads

The EC5569 is designed to drive a wide range of capacitive loads. In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads. The combination of these features make the EC5569 ideally for applications such as TFT LCD panel grayscale reference voltage buffers, ADC input amplifiers, etc.


As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The amplifiers drive 10pF loads in parallel with 10KΩ. with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between 5Ω and 50Ω) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of 150Ω and 10nF are typical. The advantage of a snubber is that it improves the settling and overshooting performance while does not draw any DC load current or reduce the gain.

Power Supply Bypassing and Printed Circuit Board Layout

With high phase margin, the EC5569 performs stable gain at high frequency. Like any high-frequency device, good layout of the printed circuit board usually comes with optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_{S-} pin is connected to ground, a 0.1 μF ceramic capacitor should be placed from V_{S+} pin to V_{S-} pin as a bypassing capacitor. A 4.7μF tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One 4.7μF capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

8+1 Channel Voltage Buffers for TFT LCD

- Application Circuits




**■ ORDERING INFORMATION**

PART NUMBER	MAKING	PACKAGE
EC5569	AS09	SSOP-24
EC5569-G	AS09-G	GREEN MODE SSOP-24

8+1 Channel Voltage Buffers for TFT LCD

■ OUTLINE DIMENSIONS (Package Type : SSOP-24)



SYMBOLS	MIN.	NOM.	MAX.
A	0.053	0.064	0.069
A1	0.004	0.006	0.010
A2	—	—	0.059
D	0.337	0.341	0.344
E	0.228	0.236	0.244
E1	0.150	0.154	0.157
b	0.008	—	0.012
C	0.007	—	0.010
ⓐ	0.025 BASIC		
L	0.016	0.025	0.050
△ L1	0.041 BASIC		
θ°	0°	—	8°

UNIT : INCH

NOTES:

1. JEDEC OUTLINE : MO-137 AE
2. DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006" PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD MOLD PROTRUSIONS. INTERLEAD MOLD PROTRUSIONS SHALL NOT EXCEED 0.010" PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.004" TOTAL IN EXCESS OF b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION b BY MORE THAN 0.002" AT LEAST.

8+1 Channel Voltage Buffers for TFT LCD

General Disclaimer:

1. Product information and specifications furnished by E-CMOS in this data sheets are in effect as of the publication date shown and are believed to be accurate and reliable. However, no responsibility is assumed by E-CMOS for the use of any information shown herein, nor for any patent or other rights infringement.
2. No license is granted by implication or otherwise under any patent or industrial properties owned by E-CMOS or any third party through this document.
3. The information herein is subject to change at any time without notice.
4. Neither reproduction nor duplication of this document, in any form, the whole or part is allowed without the prior written approval from E-CMOS.
5. Products of E-CMOS Corp., unless otherwise specified, are not authorized for use as critical components of any device or equipment in applications that demand extremely high reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aircraft, vehicles, nuclear power, radiation resistant system, transportation, disaster prevention equipment, gas related equipment, physical exercise equipment, safety equipment and medical equipment for life support, etc.
6. Although E-CMOS makes every attempt to ensure that its products are of high quality and reliability, thorough consideration of safety design and operating within the ranges guaranteed are strongly recommended to prevent any accident and damage that may ensue. E-CMOS bares no responsibility for failure or damage when abused or used beyond the guaranteed ranges.
7. Products applied to life support devices and systems are strongly requested to contact E-CMOS Corporation headquarter for the written approval to establish suitable terms & conditions. E-CMOS' warranty is limited to replacement of defective components. Any personal injury or death or any other consequential damages of property are not covered.

Copyright © 2002 by E-CMOS Corporation.

E-CMOS CORPORATION IC DATASHEET
ADDRESS: NO.1, CREATION RD. 2ND, SCIENCE-BASED INDUSTRIAL
PARK, HSIN-CHU 300, TAIWAN, R.O.C.
WEBSITE: <http://www.ecmos.com.tw>
E-MAIL: <mailto:sales@ecmos.com.tw>
TEL: 886-3-5783622
FAX: 886-3-5783630