

monolithic dual n-channel JFETs designed for . . .

- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-To-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air Temperature)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		E400			E401			E402			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1	I _{GS} Gate Reverse Current (Note 1)			-200			-200			-200	pA	V _{DS} = 0, V _{GS} = -30 V
2	V _{GS(off)} Gate-Source Cutoff Voltage	-1.0		-4.5	-1.0		-4.5	-1.0		-4.5	V	V _{DS} = 20 V, I _D = 1 nA
3	BV _{GS} Gate-Source Breakdown Voltage	-40			-40			-40				V _{DS} = 0, I _G = -1 μA
4	I _{DSS} Saturation Drain Current (Note 2)	0.5		5.0	0.5		5.0	0.5		5.0	mA	V _{DS} = 20 V, V _{GS} = 0
5	I _G Gate Current (Note 1)			-200			-200			-200	pA	V _{DG} = 20 V, I _D = 200 μA
6	V _{GS} Gate-Source Voltage	-0.2		-4.0	-0.2		-4.0	-0.2		-4.0	V	
7	g _{fs} Common-Source Forward Transconductance	1,000		4,000	1,000		4,000	1,000		4,000	μmho	V _{DS} = 20 V, V _{GS} = 0
8		600		1,600	600		1,600	600		1,600		V _{DG} = 20 V, I _D = 200 μA
9	g _{os} Common-Source Output Conductance			35			35			35		V _{DS} = 20 V, V _{GS} = 0
10	C _{iss} Common-Source Input Capacitance		4.5			4.5			4.5		pF	V _{DS} = 20 V, I _D = 200 μA
12	C _{rss} Common-Source Reverse Transfer Capacitance		1.2			1.2			1.2			V _{DS} = 20 V, V _{GS} = 0
13	e _n Equivalent Short-Circuit Input Noise Voltage		13			13			13			V _{DS} = 20 V, I _D = 200 μA
14	V _{GS1} -V _{GS2} Differential Gate-Source Voltage			10			10			20	mV	V _{DG} = 20 V, I _D = 200 μA
15	$\frac{\Delta V_{GS1}-V_{GS2}}{\Delta T}$ Gate-Source Voltage Differential Drift (Note 3)			10			25			50	μV/°C	V _{DG} = 20 V, I _D = 200 μA T _A = 25°C to T _B = 85°C
16	CMRR Common-Mode Rejection Ratio (Note 4)		80			80			70		dB	V _{DD} = 10 V to V _{DD} = 20 V, I _D = 200 μA

NOTES:

- Approximately doubles for every 10°C increase in T_A.
- Pulse test duration = 300 μsec; duty cycle ≤ 3%.
- Measured at end points, T_A and T_B.
- CMRR = 20 log₁₀ $\left[\frac{\Delta V_{DD}}{\Delta V_{GS1}-V_{GS2}} \right]$, ΔV_{DD} = 10 V.




NQP

Performance Curves NQP See Section 4

BENEFITS

- Minimum System Error and Calibration
10 mV Offset Maximum (E400, E401)
80 dB Typical CMRR
- Low Drift with Temperature
10 μV/°C (E400)
- Simplifies Amplifier Design
Output Conductance < 10 μmho

Si-200
See Section 5



3