

n-channel JFETs designed for . . .




Performance Curves NVA
See Section 4

- Analog Switches
- Choppers
- Commutators

BENEFITS

- Very Low Insertion Loss
 $R_{DS(on)} < 3 \Omega$ (E105)
- No Offset or Error Voltages Generated by Closed Switch
- Purely Resistive
- High Isolation Resistance from Driver

TO-106
See Section 5



ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage	-30 V
Gate Current	50 mA
Total Device Dissipation (25°C Free-Air Temperature)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

	Characteristic	E105			E106			E107			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1	I_{GSS}				-3			-3			-3	nA
2	$V_{GS(off)}$	Gate-Source Cutoff Voltage	-4.5	-10	-2	-6	-0.5	-4.5				VDS = 5 V, $I_D = 1 \mu A$
3	BV_{GSS}	Gate-Source Breakdown Voltage	-30		-30		-30					$VDS = 0, I_G = -1 \mu A$
4	$I^D_{DS(on)}$	Saturation Drain Current (Note 2)	500		200		100				mA	$VDS = 15 V, VGS = 0$
5	$I_{D(off)}$	Drain Cutoff Current (Note 1)		3		3		3		3	nA	$VDS = 5 V, VGS = -10 V$
6	$r_{DS(on)}$	Drain Source ON Resistance		3		6		8		8	Ω	$VDS \leq 0.1 V, VGS = 0$
7	$C_{dg(off)}$	Drain Gate OFF Capacitance		35		35		35				$VDS = 0, VGS = -10 V$
8	$C_{sg(off)}$	Source Gate OFF Capacitance		35		35		35				$f = 1 MHz$
9	$C_{dg(on)}$ + $C_{sg(on)}$	Drain Gate plus Source Gate ON Capacitance		160		160		160				
10	$t_d(on)$	Turn On Delay Time	15		15		15					Switching Time Test Conditions
11	t_r	Rise Time	20		20		20					
12	$t_d(off)$	Turn Off Delay Time	15		15		15					
13	t_f	Fall Time	20		20		20					

NOTES:

- Approximately doubles for every 10°C increase in T_A .
- Pulse test duration = 300 μs ; duty cycle $\leq 3\%$.

NVA