# **Digital Controlled Variable Gain Amplifier**

DVGA1-242PP+

 $50\Omega$  0.45 to 2.4 GHz 31.5 dB, 0.5 dB Step, 6 Bit Parallel Control

## **The Big Deal**

- Integrated Amplifier and Digital Attenuator
- 30 dB Gain / 31.5 dB Gain Control
- High Output IP3, 34-37 dBm



### **Product Overview**

The DVGA1-242PP+ is a  $50\Omega$  RF Digital Variable Gain Amplifier that offers an attenuation of 31.5 dB in 0.5 dB steps using a 6-bit parallel interface attenuator and 30dB gain using a E-PHEMT amplifier. Step attenuator used in DVGA1-242PP+ is produced using a unique combination of CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices.

# **Key Features**

Feature	Advantages
31.5 dB attenuation in 0.5 dB step size	Combining high gain and a wide range of gain control makes the DVGA1-242PP+ an ideal building block for any RF chain where level setting control is required in fast speed of parallel control interface.
High Gain, 30 dB	Incorporating multiple stages of amplification, the DVGA1-242PP+ provides high gain reducing cost and PCB board space
High IP3, +34 dBm at 1.0 GHz Low Noise Figure, 2.5 dB at 1.0 GHz	Combining Low Noise and High IP3 makes this MMIC amplifier ideal for Low Noise Receiver Front End (RFE) giving the user advantages at both ends of the dynamic range: sensitivity & two-tone IM dynamic range.
Output Power, +23 dBm at 2.4 GHz	The DVGA1-242PP+ maintains consistent output power capability over the full operating temperature range making it ideal to be used in remote applications such as LNB's as the L Band driver stage.
MCLP Package	Low Inductance, repeatable transitions, excellent thermal pad.
Max Input Power, +24 dBm	Ruggedized design operates up to input powers often seen at Receiver inputs.
Attenuation Step size, 0.5 dB, accuracy 0.1 dB typ. Total attenuation, 31.5 dB	Enables precise control of gain in 0.5 dB steps up to 31.5 dB.
External Jumper	Customer access is provided between the digital attenuator and the RF amplifier to allow the user to integrate external circuit elements if desired.



For detailed performance specs

# **Digital Controlled Variable Gain Amplifier**

50Ω 450-2400 MHz

30 dB Gain, 0.5 dB Step, 31.5 dB Attenuation, 6 Bit Parallel Control

#### **Product Features**

- 31.5 dB Gain control 0.5dB step size
- Gain, 30 dB nominal at 0dB attenuation and 1 GHz
- Excellent accuracy, 0.1 dB typ
- Parallel control interface
- Small size 5.0 x 5.0 mm



CASE STYLE: DG1677 PRICE: \$6.95 ea. QTY. (20)

+RoHS Compliant
The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications

## **Typical Applications**


- Base Station Infrastructure
- GPS
- LTE
- WCDMA

#### **General Description**

The DVGA1-242PP+ is a  $50\Omega$  RF Digital Variable Gain Amplifier that offers an attenuation of 31.5 dB in 0.5 dB steps using a 6-bit parallel interface attenuator and 30dB gain using a E-PHEMT amplifier. Step attenuator used in DVGA1-242PP+ is produced using a unique combination of CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices.

#### Simplified Schematic

(Refer to Table 1 for Pad description)



Mini-Circuits

ISO 9001 ISO 14001 AS 9100 CERTIFIED

For detailed performance specs

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicipality.com

REV. OR

RF Electrical Specifications<sup>(1)</sup> at 25°C, 50Ω With V<sub>D1</sub>=+3.0V, V<sub>D2</sub>=+5V


Parameter	Condition (GHz)	Min.	Тур.	Max.	Units	
Frequency Range		0.45		2.4	GHz	
	.45	_	29.0	_		
	1.0	_	30.3	_		
Gain (at 0 dB attenuation)	1.4	26.5	29.5	32.4	dB	
	2.0	_	24.4	_		
	2.4	_	21.0	_		
	.45 1.0	_	15.4 15.1	_		
Input Return Loss (all states)	1.4		9.5		dB	
input rietum 2005 (ali states)	2.0		9.5		ub	
	2.4	_	14	_		
	.45	_	19.5	_		
	1.0	_	12	_		
Output Return Loss (all states)	1.4	_	10.7	_	dB	
	2.0	_	9.5	_		
	2.4	_	9.0	_		
	.45	_	22.5	_		
Output Power @ 1 dB compression	1.0	_	22.8	_		
(at min and max attenuation)	1.4	20.0	23.2	_	dBm	
,	2.0 2.4	_	23.2	_		
	.45	_	23.0 35.2	_		
	1.0		34.5			
Output IP3 (all states)	1.4	_	35.7	_	dBm	
output ii o (uii otatoo)	2.0	_	37.0	_		
	2.4	_	37.0	_		
	.45	_	3.8	_		
	1.0	_	2.5	_		
Noise Figure (at 0 dB attenuation)	1.4	_	3.1	3.7	dB	
	2.0	_	3.4	_		
	2.4	_	3.5	_		
Accuracy @ 0.5 dB Attenuation Setting	.45 - 1.0		0.05	0.12	dB	
	1.0 - 2.4	_	0.08	0.18		
Accuracy @ 1 dB Attenuation Setting	.45 - 1.0	_	0.04	0.13	dB	
Accuracy & 1 db Attendation octains	1.0 - 2.4	_	0.11	0.2	ub ub	
A	.45 - 1.0	_	0.12	0.25	dB	
Accuracy @ 2 dB Attenuation Setting	1.0 - 2.4	_	0.24	0.37	ub	
Accuracy @ 4 dB Attenuation Setting	.45 - 1.0	_	0.19	0.37		
	1.0 - 2.4	_	0.27	0.45	dB	
	.45 - 1.0	_	0.22	0.4	dB	
Accuracy @ 8 dB Attenuation Setting	1.0 - 2.4	_	0.37	0.7		
	.45 - 1.0	_	0.32	0.6		
Accuracy @ 16 dB Attenuation Setting	1.0 - 2.4	_	0.88	1.2	dB	

<sup>1.</sup> Measured in Mini-Circuits characterization test board TB-681+. See characterization Test Circuit (Fig. 2)

#### **Attenuation Switching Specifications**

Parameter	Min.	Тур.	Max.	Units
Switching Speed, 50% Control to 0.5dB of Attenuation Value	_	1.0	_	μSec
Switching Rep Rate	_	_	25	KHz

Figure 1. Switching Speed



### **DC Electrical Specifications**

Parameter	Min.	Тур.	Max.	Units
Supply Voltage, VD1	2.7	3.0	3.3	V
V <sub>D2</sub>	4.75	5.0	5.25	V
Supply Current, ID1*	_	_	100*	μΑ
ID2	_	154	186	mA
Control Input Low**	_	_	0.3xV <sub>D1</sub>	V
Control Input High**	0.7xV <sub>D1</sub>	_	_	V
Control Current**	_	1	1	μΑ

 $<sup>^{\</sup>star}\text{During turn-on}$  and transition between attenuation states I\_{D1} may increase up to 2mA

#### **Absolute Maximum Ratings**

Parameter	Ratings
Operating Temperature	-40°C to 85°C
Storage Temperature	-65°C to 150°C
V <sub>D1</sub>	-0.3V Min., 4V Max.
V <sub>D2</sub>	6.0V
Voltage on any control input**	-0.3V Min., V <sub>D1</sub> +0.3V Max.
Input Power	+24dBm


<sup>\*\*</sup>Data, clock or latch enable.

Permanent damage may occur if any of these limits are exceeded.



**Table 1. Pad Description** 

Table 1. Pad Description				
Pin Number	Function	Description		
1	N/C	Not Connected		
2	RF IN	RF Input Port (Note 1)		
3	N/C	Not Connected		
4	N/C	Not Connected		
5	N/C	Not Connected (Note 4)		
6	GND	Ground		
7	LE	Latch Enable Input (Note 2)		
8	V <sub>D1</sub>	V <sub>D1</sub> Power Supply Input		
9	PUP1	Power-up Selection		
10	PUP2	Power-up Selection		
11	V <sub>D1</sub>	V <sub>D1</sub> Power Supply Input		
12	GND	Ground		
13	GND	Ground		
14	N/C	Not Connected		
15	N/C	Not Connected		
16	N/C	Not Connected		
17	RF OUT &V <sub>D2</sub>	RF output and $V_{D2}$ on same pad (external Bias Tee) (Note1,6)		
18	N/C	Not Connected		
19	BIAS 2	Amplifier Bias 2 connects to $V_{\scriptscriptstyle D2}$		
20	BIAS 1	Amplifier Bias 1 connects to V <sub>D2</sub> via inductor(Note1,6)		
21	N/C	Not Connected		
22	RF JUMP IN	Interstage RF Jumper Input (Note 1)		
23	RF JUMP OUT	Interstage RF Jumper Output (Note 1)		
24	N/C	Not Connected		
25	N/C	Not Connected		
26	C8	Control for 8dB Att. Bit (Note 4)		
27	C4	Control for 4dB Att. Bit (Note 4)		
28	C2	Control for 2dB Att. Bit (Note 4)		
29	C1	Control for 1dB Att. Bit (Note 4)		
30	C0.5	Control for 0.5dB Att. Bit (Note 4)		
31	C16	Control for 16dB Att. Bit (Note 3,4)		
32	N/C	Not Connected		
PADDLE	GND	Ground (Note5)		




#### Notes:

- 1. All RF input and output ports shall be AC coupled with external blocking capacitor.
- 2. Latch Enable (LE) has an internal 100K  $\!\Omega$  pull-up resistor to  $V_{\text{D1}}$
- 3. Place a 10K $\Omega$  resistor in series, as close to pin as possible to avoid freq. resonance (see layout drawing PL-382).
- 4. Place a 10K $\!\Omega$  resistor to ground.
- 5. The exposed solder pad on the bottom of the package (See Pin Configuration) must be grounded for proper device operation
- 6. See application and characterization test circuit and layout drawing PL-382.



For detailed performance specs

#### **Application and Characterization Test Circuit**




#### Conditions:

- 1. Gain: Pin=-25 dBm
- 2. Output IP3 (OIP3): two tones, spaced 1 MHz apart +5 dBm/ tone at output.
- 3. Schmitt trigger used in characterization circuit. Not required when application circuit includes recommended level settings.

**Figure 2.** Schematic of Test Circuit used for Characterization. (DUT soldered on Mini-Circuits Characterization Test Board TB-TBD+). Gain, output power at 1 dB compression (P1dB) Output IP3 (OIP3), Noise Figure are measured using Agilent's N5242A PNA-X Microwave Network Analyzer.

#### **Product Marking**






For detailed performance specs

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661 The Design Engineers Search Engine Provides ACTUAL Data Instantly at minicipality.com

#### **Simplified Schematic**



**Figure 3.** The DVGA1-242PP+ Parallel interface consists of 6 control bits that select the desired attenuation state, as shown in Table 2 Truth Table.

Table 2. Truth Table

Attenuation State	C16	C8	C4	C2	C1	C0.5
Reference	0	0	0	0	0	0
0.5 (dB)	0	0	0	0	0	1
1 (dB)	0	0	0	0	1	0
2 (dB)	0	0	0	1	0	0
4 (dB)	0	0	1	0	0	0
8 (dB)	0	1	0	0	0	0
16 (dB)	1	0	0	0	0	0
31.5 (dB)	1	1	1	1	1	1
Note: Not all 64 possible combinations of C0.5 - C16 are shown in table						

The parallel interface timing requirements are defined by Figure 4 (Parallel Interface Timing Diagram) and Table 3 (Parallel Interface AC Characteristics), and switching speed.

For latched parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Figure 1) to latch new attenuation state into device.

For direct parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct mode is ideal for manual control of the device (using hardwire, switches, or jumpers).




Table 3. Parallel Interface AC Characteristics (VD1=3V)

Symbol	Parameter	Min.	Max.	Units
t <sub>LEPW</sub>	LE minimum pulse width	10		ns
t <sub>PDSUP</sub>	Parallel data set-up time before clock rising edge of LE	10		ns
t <sub>PDHLD</sub>	Parallel data hold time after clock falling edge of LE	10		ns

Figure 4. Parallel Interface Timing Diagram

#### **Power-up Control Settings**

The DVGA1-242PP+ always assumes a specifiable attenuation setting on power-up, allowing a known attenuation state to be established before an initial parallel control word is provided. When the attenuator powers up with LE=0, the control bits are set to one of four possible values. These values are selected by the two power up control bits; PUP1 and PUP2, as shown in Table 4 (Power-Up Truth table, Parallel Mode)

Table 4 Power-Up Truth Table, Parallel Mode				
Attenuation State	PUP1	PUP2	LE	
Reference	0	0	0	
8 (dB)	0	1	0	
16 (dB)	1	0	0	
31 (dB)	1	1	0	
Defined by C0.5-C16 (See Table 1 - Truth Table)	X (Note 1)	X (Note1)	1	

Note 1: PUP1 and PUP2 Connection may be 0, 1, GROUND, or No connection without effect on attenuation state.

Power-Up LE=1 provides normal parallel operation with C0.5-C16, and PUP1 and PUP2 are not active.



Additional Detailed Technical Information additional information is available on our dash board. To access this information click here				
	Data Table			
Performance Data	Swept Graphs			
	S-Parameter (S2P Files) Data Set (.zip file)			
Case Style	DG1677 Plastic package, exposed paddle, lead finish: Ni/Pd/Au			
Tape & Reel Standard quantities available on reel	F68 7" reels with 20,50,100,200, 500 or 1K devices 13" reels with 2K devices			
Suggested Layout for PCB Design	PL-382			
Evaluation Board	TB-681+			
Environmental Ratings	ENV66			

#### **ESD Rating**


Human Body Model (HBM): Class 1A (250 to <500V) in accordance with ANSI/ESD STM 5.1 - 2001

Machine Model (MM): Class M1 (40V) in accordance with ANSI/ESD STM5.2-1999

#### **MSL Rating**

Moisture Sensitivity: MSL1 in accordance with IPC/JEDEC J-STD-020D

#### **MSL Test Flow Chart**



Mini-Circuits

ISO 9001 ISO 14001 AS 9100 CERTIFIED