

#### PROPRIETARY NOTE

THIS SPECIFICATION IS THE PROPERTY OF BOE DT AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF BOE DT AND MUST BE RETURNED TO BOE DT UPON ITS REQUEST

### TITLE:

### **DV430FHM-NN0 Preliminary Product Specification**



SPEC. NUMBER	PRODUCT GROUP	REV.	ISSUE DATE	PAGE
S8XX-XXXX	TFT LCD	P0	2016.01.31	1 of 30

A4(210 X 297) B2010-8002-O (1/3)

BOE		PRODUCT GROUP	REV	ISSUE DATE
D	$\subseteq$	TFT LCD	P1	2016.01.31
			•	•
		REVISION HISTORY	Υ	
REV.	ECN NO.	DESCRIPTION OF CHANGES	DATE	PREPARED
P0	-	Initial Release	2015.12.24	Hao G.N
P1	-	Update	2016.01.31	Ye Heng
				40/1
			10	
			Julia	
			Clo	
			56	
			0	
		.00,,		
		SUIT		
SPF	C. NUMBER	SPEC. TITLE		PAGE
	XX-XXXX	DV430FHM-NN0 Preliminary Produ	ct Specification	2 of 30

B2010-8002-O (2/3)

A4(210 X 297)



REV

ISSUE DATE

TFT LCD

P1

2016.01.31

### **Contents**

No	ITEM	Page
	REVISIONS HISTORY	2
	CONTENTS	3
1	GENERAL DESCRIPTION	4
	1.1 Introduction	
	1.2 Features	0,,
	1.3 Applications	
	1.4 General Specification	
2	ABSOLUTE MAXIMUM RATINGS	6
3	ELECTRICAL SPECIFICATIONS	7
	3.1 TFT LCD Module	
	3.2 LED Converter	
4	INTERFACE CONNECTION	9
	4.1 Module Input Signal & Power (1)	
	4.2 Module Input Signal & Power (2)	
	4.3 LED Converter Input Signal & Power	
5	SIGNAL TIMING SPECIFICATIONS	15
	5.1 Timing Parameters	
	5,2 Signal Timing Waveform	
	5.3 Input Signals, Basic Display Colors & Cray Scale Of Colors	
	5.4 Power Sequence	
6	OPTICAL SPECIFICATIONS	19
7	MECHANICAL CHARACTERISTICS	21
8	RELIABLITY	22
9	PRODUCT SERIAL NUMBER	23
10	PACKING INFORMATION	24
11	HANDING & CAUTIONS	26
12	APPENDIX	27

SPEC. NUMBER
S8XX-XXXX



PRODUCT GROUP

REV

**ISSUE DATE** 

TFT LCD


P1

2016.01.31

### 1.0 GENERAL DESCRIPTION

### 1.1 Introduction

DV430FHM-NN0 is a color active matrix TFT LCD MDL using amorphous silicon TFT's (Thin Film Transistors) as an active switching devices. This MDL has a 42.5 inch diagonally measured active area with FHD resolutions (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into RED, GREEN, BLUE dots which are arranged in vertical stripe and this module can display 16.7M colors. The TFT-LCD panel is adapted for a low reflection and higher color type.



### 1.2 Features

- LVDS interface with 2 pixel / clock
- High-speed response
- Low color shift image quality
- 8-bit color depth, display 16.7M colors
- Narrow bezel and wide viewing angle, gate driver use GOA mode
- DE (Data Enable) only mode
- ADS technology is applied for high display quality
- RoHS compliant

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	4 of 30

B2010-8002-O (3/3)



### 1.3 Application

- Home Alone Multimedia TFT-LCD TV
- Display Terminals for Control System
- Ultra High Definition TV(UHD TV)
- AV application Products

### 1.4 General Specification

<ul> <li>AV application Production</li> <li>I.4 General Specification</li> </ul>		Oudb	ationn
Parameter	Specification	Unit	Remark
Active area	940.896 <mark>(H)</mark> ×529.254(V)	mm	Array
Number of pixels	1920(H) ×1080(V)	pixels	
Pixel pitch	163.35(H) ×490.05(V)	μm	Array
Pixel arrangement	Pixels RGB Vertical stripe		Array
Display colors	16.7M (8bits True)	colors	
Display mode	Transmission mode, Normally Black		
Outline Dimension	961.7(H)x550.1(V)× 11.7(B)	mm	Mech
Weight	TBD(Typ)	Kg	Mech
Power Consumption	LED Driver:56.3W)	Watt	
Surface Treatment	Haze 1%		

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	5 of 30

B2010-8002-O (3/3)

**ISSUE DATE** 

2016.01.31



# PRODUCT GROUP TFT LCD

REV

ISSUE DATE

P1

2015.12.24

### 2.0 ABSOLUTE MAXIMUM RATINGS


The followings are maximum values which, if exceed, may cause faulty operation or damage to the unit. The operational and non-operational maximum voltage and current values are listed in Table 2.

< Table 2. LCD Module Electrical Specifications >

VSS=GND=0V

Parameter		Symbol	Min.	Max.	Unit	Remark
Power Supply	LCD Module	VDD	VSS-0.3	13.5	V	T- 05 %
Voltage	Converter	VBL	VSS-0.3	26.4	VO	Ta = 25 ℃
Operating To	Operating Temperature		0	+50	<b>℃</b> C	
Operating re			-20	+60	ို	
Storage Temperature		T <sub>ST</sub>	-20	+60	$^{\circ}$	Note 1
Operating Ambient Humidity		Нор	10	80	%RH	
Storage Hum	nidity	Hst	10	80	%RH	

Note 1 : Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39 °C max. and no condensation of water.



SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 6 of 30



REV

**ISSUE DATE** 

TFT LCD

P1

2016.01.31

### 3.0 ELECTRICAL SPECIFICATIONS

### 3.1 TFT LCD Open Cell

< Table 3. Open Cell Electrical Specifications >

[Ta = 25  $\pm$  2 °C]

	Parameter		Values			Unit	Remark
raiailletei		Symbol	Min	Тур	Max	Offic	Nemark
Power Sup	pply Input Voltage	VDD	10.8	12	13.2	Vdc	
Power Sup	pply Ripple Voltage	VRP			300	mV	
Power Sup	pply Current	IDD	-	0.5	0.95	Α	Note 1
Power Cor	sumption	PDD		6	11.4	Watt	Note 1
Rush curre	ent	IRUSH	-	-	3.0	Α	Note 2
	Differential Input High Threshold Voltage	VLVTH	+100		+300	mV	
V by One Interface	Differential Input Low Threshold Voltage	VLVTL	-300		-100	mV	
	Common Input Voltage	VLVC	1.0	1.2	1.4	V	
	Terminating Resistor	Rt	90	100	110	ohm	
CMOS	Input High Threshold Voltage	VIH	2.7	-	3.3	V	
Interface	Input Low Threshold Voltage	VIL	0	-	0.6	V	

Note 1: The supply voltage is measured and specified at the interface connector of LCM.

The current draw and power consumption specified is for VDD=12.0V,

Frame rate fV=60Hz and Clock frequency = 74.25MHz.


Test Pattern of power supply current

a) Typ: Mosaic 7X5 (L0/L255)

b) Max: Horizontal 1 Line (L0/L255))



c) Flicker Pattern



Note 2: The duration of rush current is about 2ms and rising time of Power Input is 1ms(min)

SPEC. NUMBER
S8XX-XXXX

**PAGE** 7 of 30

B2010-8002-O (3/3)

A4(210 X 297)



REV

**ISSUE DATE** 

TFT LCD

P1

2016.01.31

### 3.2 LED Converter


< Table 4. LED Converter Electrical Specifications >

[Ta =25 ± 2 °C]

				Values			
Parameter	Symbol Cond	Condition				Unit	Note
	,		Min.	Тур.	Max.		
Input Voltage	VBL		23	24	25.2	V	
Input Current	IBL	$V_{DIM}=3.3V$		2.67		A	Note 1
Rush current	IRUSH	VBL= 24V		9.0		А	O,
Power	DDI	Typical		64		Watt	
Consumption	PBL	Luminance		64	6.	vvall	
D/L on/off control	V <sub>ON/OFF</sub>	BL ON = High	2.8	3.3	5	V	
B/L on/off control		BL OFF =Low	0	- (	0.8	V	
Analaa Dimmina	$V_{DIM}$	Voltage	0	250	3.3	V	
Analog Dimming	L <sub>DIM</sub>	Luminance	20		100	%	
PWM Frequency	F <sub>PWM</sub>		140	190	240	Hz	
DWM Lovel	High Level	3	2.8	3.3	5	V	
PWM Level	Low Level		0	-	0.5	V	
PWM Duty	D <sub>PWM</sub>	104	20	-	100	%	Note 2
Life Time		500	30k	-	-	Hrs	Note 3

Note 1:The specified current and power consumption are under the typical supply Input voltage, 24V. It is total power consumption.

Note 2 : High-duty = On/(On+Off) \* 100



Note 3 : The life time of LED, 30,000Hrs, is determined as the time at which luminance of the LED is 50% compared to that of initial value at the typical LED current on condition of continuous operating at  $25 \pm 2^{\circ}$ C.

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	8 of 30



REV

**ISSUE DATE** 

TFT LCD

P1

2016.01.31

### 4.0 INTERFACE CONNECTION

4.1 Open Cell Input Signal & Power

-LVDS Connector: PM.LVS.S040505101(UJC) or Equivalent.

< Table 5. Open Cell Input Connector Pin Configuration >

	< Table 5. Open Cell Input Connector Pin Configuration >					
Pin No	Symbol	Description	Pin No	Symbol	Descript	ion
1	NC	No connection	21	GND	Ground	
2	SDA	I <sup>2</sup> C Data	22	CH1[3]-	First pixel negative LVDS differential data input. Pair3	
3	SCL	I <sup>2</sup> C Clock	23	CH1[3]+	First pixel posi differential data	
4	NC	Not Connected	24	NC	No conne	ction
5	NC	Not Connected	25	NC	No conne	ction
6	NC	Not Connected	26	NC	No conne	ction
7	SELLVDS	High: JEIDA Low or Open: VESA	27	NC 5	No conne	ction
8	NC	Not Connected	28	CH2[0]-	Second pixel negative LVDS differential data input. Pair0	
9	NC	Not Connected	29	CH2[0]+	Second pixel positive LVDS differential data input. Pair0	
10	NC	Not Connected	30	CH2[1]-	Second pixel negative LVDS differential data input. Pair1	
11	GND	Ground	31	CH2[1]+	Second pixel positive LVDS differential data input. Pair1	
12	CH1[0]-	First pixel negative LVDS differential data input. Pair0	32	CH2[2]-	Second pixel negative LVDS differential data input. Pair2	
13	CH1[0]+	First pixel positive LVDS differential data input. Pair0	33	CH2[2]+	Second pixel pos differential data	
14	CH1[1]-	First pixel negative LVDS differential data input. Pair1	34	GND	Groun	d
15	CH1[1]+	First pixel positive LVDS differential data input. Pair1	35	CH2CLK-	Second pixel neg clock	
16	CH1[2]-	First pixel negative LVDS differential data input. Pair2	36	CH2CLK+	Second pixel positive LVDS clock	
17	CH1[2]+	First pixel positive LVDS differential data input. Pair2	37	GND	Ground	
18	GND	Ground	38	CH2[3]-	Second pixel negative LVDS differential data input. Pair3	
19	CH1CLK-	First pixel negative LVDS clock	39	CH2[3]+	Second pixel positive LVDS differential data input. Pair3	
20	CH1CLK+	First pixel positive LVDS clock				
SPEC.	NUMBER	SPEC. TITLE				PAGE

DV430FHM-NN0 Preliminary Product Specification

B2010-8002-O (3/3)

S8XX-XXXX

A4(210 X 297)

9 of 30



**REV** 

**ISSUE DATE** 

TFT LCD

P1


2016.01.31

Pin No	Symbol	Description	Pin No	Symbol	Description
40	NC	Not Connected 46 GND Ground		Ground	
41	NC	Not Connected	47	NC	Not Connected
42	NC	Not Connected	48	VCC	Input Voltage +12V
43	NC	Not Connected	49	VCC	Input Voltage +12V
44	GND	Ground	50	VCC	Input Voltage +12V
45	GND	Ground	51	VCC	Input Voltage +12V
Notes: Notes: 1. NC(Not Connected): This pins are only used for BOE intern al operations.  2.Input Level of LVDS signal is based on the EIA-644 Standard.  3. LVDS_SEL: This pin is used for selecting LVDS signal data format.  If this Pin: High (3.3V) JEIDA LVDS format  Otherwise: Low(GND) or Open (NC) Normal NS LVDS format					

- 2.Input Level of LVDS signal is based on the EIA-644 Standard.
- 3. LVDS\_SEL: This pin is used for selecting LVDS signal data format.

#### Rear view of LCM

BIST Pattern





SPEC.	NUMBER
S8XX	X-XXXX



REV

**ISSUE DATE** 

TFT LCD

P1

2016.01.31

### 4.2 LED Converter Input Signal & Power

- Connector : CI0114M1HRL-NH (Cvilux) or equivalent

< Table 6. LED Converter Input Connector Pin Configuration >


CN1-14PIN-2.0

Pin No	Symbol	Description	
1	VBL	Power Supply +24V	
2	VBL	Power Supply +24V	
3	VBL	Power Supply +24V	
4	VBL	Power Supply +24V	
5	VBL	Power Supply +24V	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	No Connection	
12	VBLON/OFF	BLU On-Off control	Max : 3.3V / Min : 0V
13	PWM 调光	OV:Min, 3.3V:Max	On: 2.8V~5.0V/Off:0~0.8V
14	NC	NC	

Notice: 1. PIN 13:Extermal PWM Control .

2. While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL-ON → PWM signal → BLON
Turn OFF sequence: BLOFF → PWM signal → VBL-ON



SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 11 of 30



 $\mathsf{REV}$ 

**ISSUE DATE** 

**TFT LCD** 

P1


2016.01.31

### 4.3 LVDS Interface

-LVDS Receiver: Timing Controller (LVDS Rx merged) / LVDS Data: Pixel Data

< Table 7. Open Cell Input Connector Pin Configuration >

Item	Symbol	Min	Тур	Max	Unit	Remark
CLKIN Period	tRCIP	10.31	13.47(10.78)	15.87	nsec	
Input Data 0	tRIP1	-0.42	0.0	+0.42	nsec	
Input Data 1	tRIP0	tRCIP/7-0.42	tRCIP/7	tRCIP/7+0.42	nsec	
Input Data 2	tRIP6	2 ×tRCIP/7-0.42	2 ×tRCIP/7	2 ×tRCIP/7+0.42	nsec	
Input Data 3	tRIP5	3 ×tRCIP/7-0.42	3 ×tRCIP/7	3 ×tRCIP/7+0.42	nsec	
Input Data 4	tRIP4	4 ×tRCIP/7-0.42	4 ×tRCIP/7	4 ×tRCIP/7+0.42	nsec	
Input Data 5	tRIP3	5 ×tRCIP/7-0.42	5 ×tRCIP/7	5 ×tRCIP/7+0.42	nsec	
Input Data 6	tRIP2	6 ×tRCIP/7-0.42	6 ×tRCIP/7	6 ×tRCIP/7+0.42	nsec	



* Vdiff = (RXz+)-(RXz-)	(RXCLK+)-(RXCLK-)
vuiii = (1\)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	.UXCER: FUXCER:

SPEC. NUMBER
S8XX-XXXX

PAGE



REV

ISSUE DATE

TFT LCD


P1

2016.01.31

### 4.4 LVDS Rx Interface Eye Diagram

< Table 8. LVDS Rx Interface Eye Diagram>

Symbol	Min	Тур	Max	Unit	Note
Α	_	100	ı	m∨	
В		100		m∨	
С	1	0	1	m∨	
D	-	-100	1	m∨	
E	_	-100		m∨	
F	_	0	_	m∨	



#### Notes:

- 1. Time F to A,B to C,C to D,E to F is 150p second.
- 2. LVDS clock=85Mhz.
- 3. The time A to B=1T-2\*TRSKM-2\*150ps.

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	13 of 30



REV

**ISSUE DATE** 

**TFT LCD** 


P1

2016.01.31

### 4.5 LVDS Receiver Differential Input

< Table 9. LVDS Receiver Differential Input>

Symbol	Parameter	Min	Тур	Max	Uni t	Condition
R <sub>xVTH</sub>	Differential input high threshold voltage			+0.1v	<b>V</b>	RxVCM =1.2V
R <sub>xVTL</sub>	Differential input low threshold voltage	-0.1V			٧	
R <sub>XVIN</sub>	Input voltage range (singled-end)	0		2.4	٧	
R <sub>xVCM</sub>	Differential input common mode voltage	V <sub>ID</sub>  /2		2.4-  V <sub>ID</sub>  /2	<b>V</b>	
V <sub>ID</sub>	Differential input voltage	0.1		0.6	<b>&gt;</b>	



SPEC. NUMBER S8XX-XXXX

SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 14 of 30



PRODUCT GROUP
TFT LCD

REV

ISSUE DATE


P1

2016.01.31

### **5.0 SIGNAL TIMING SPECIFICATION**

5.1 Timing Parameters (DE only mode)

< Table 10. Timing Table >



Notes: This product is DE only mode. The input of Hsync & Vsync signal does not have an effect on normal operation.

### < Table 11. LVDS Input SSCG>


Symbol	Parameter	Parameter Condition		Тур	Max	Unit
F	LVDS Input frequency	-	60	74.25	78	MHz
T <sub>LVSK</sub>	LVDS channel to channel skew	$F=100MHz$ $V_{IC}=1.2V$ $V_{ID}=\pm400mV$	-380	-	+380	ps
F <sub>LVMOD</sub>	Modulating frequency of input cl ock during SSC		60	-	85	KHz
F <sub>LVDEV</sub>	Maximum deviation of input clock frequency during SSC		-3	-	+3	%
T <sub>CY-CY</sub>	Cycle to Cycle jitter		-	-	100	ps

SPEC.	NUMBER
S8X>	<-XXXX

SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 15 of 30



B2010-8002-O (3/3) A4(210 X 297)



REV

**ISSUE DATE** 

TFT LCD

P1

2016.01.31

### 5.3 Input Signals, Basic Display Colors and Gray Scale of Colors

< Table 12. Input Signal and Display Color Table >

Color & Gray Scale			Input Data Signal																						
Color & G			R	ed	Da	ta					Gr	eer	ı D	ata					ВІ	ue	Da	ıta			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	GO	В7	В6	В5	В4	ВЗ	В2	В1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Colors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00.0.0	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Δ	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Darker	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	Δ				1								-								-	1			
of Red	▽																					Į			
	Brighter	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	$\overline{}$	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Δ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray Scale	Darker	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
of Green	Δ	1																-	1						
oi Green	$\nabla$					L																L			
	Brighter	0	0	0	0	0	0	0	0	1	•	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	▽	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Δ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Darker	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray Scale	Δ	╙			1																-	1			
of Blue	▽	_	_			_		_		_	_			_						_					_
	Brighter	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	▽	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Δ		_	0	_		0	0	1		0		0	0	0	0	1	0	0	0	0	0	0	0	1
Gray Scale	Darker	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
of White	Δ	$\perp$			1					_											-	1			
or writte	▽	$\perp$	_	_					_					_			_		_	_					_
	Brighter	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1
	▽	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0
	White	1 1	4	4	1 1	1	1	4	4	1	1	1	4	4	4	4	4	4	4	1	1	4	1	4	1 4

SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 17 of 30



REV

**ISSUE DATE** 


**TFT LCD** 

Ρ1

2016.01.31

### 5.4 Power Sequence

To prevent a latch-up or DC operation of the Open Cell, the power on/off sequence shall be as shown in below



< Table 13. Sequence Table >

Parameter		Units				
Parameter	Min	Тур	Max	Ullits		
T1	0.5	_	20	ms		
T2	10	-	100	ms		
T3	200	-	-	ms		
T4	200	-	-	ms		
T5	0	-	-	ms		
T6	1	-	-	s		

Notes: 1. Back Light must be turn on after power for logic and interface signal are valid.

- 2.Even though T1 is out of SPEC, it is still ok if the inrush current of VDD is below the limit.
- 3. When VDD<0.9VDD(Typ.), Power off.
- 4. T7 decreases smoothly, if there were rebounding voltage, it must smaller than 5 volts.

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	18 of 30

B2010-8002-O (3/3)



PRODUCT GROUP	REV	ISSUE DATE
TFT LCD	P1	2016.01.31

### 6.0 OPTICAL SPECIFICATIONS

The test of optical specifications shall be measured in a dark room (ambient luminance 1 lux andtemperature=25 2°C) with the equipment of Luminance meter system (Goniometer system and PR730) and test unit shall be located at an approximate distance 180cm from the LCD surface at a viewing angle of  $\theta$  and  $\Phi$  equal to 0 . We refer to  $\theta \varnothing = 0 (= \theta 3)$  as the 3 o'clock direction (the "right"),  $\theta \varnothing = 90 (= \theta 12)$  as the 12 o'clock direction ("upward"),  $\theta \varnothing = 180 (= \theta 9)$  as the 9 o'clock direction ("left") and  $\theta \varnothing = 270 (= \theta 6)$  as the 6 o'clock direction ("bottom"). While scanning  $\theta$  and/or  $\varnothing$ , the center of the measuring spot on the Display surface shall stay fixed. The measurement shall be executed after 30 minutes warm—up period. VDD shall be 12.0V at 25 °C. Optimum viewing angle direction is 6 'clock.

< Table 14. Optical Table > [VDD = 12.0V, Frame rate = 60Hz, Ta =25 $\pm$ 2 °C]

Parame	eter	Symbol	Condition	Min	Тур	Max	Unit	Remark
	Horizontal	$\Theta_3$			89		Deg.	
Viewing Angle	Tionzoniai	$\Theta_9$	CR > 10		89		Deg.	Note 1
7 tilgic	Vertical	Θ <sub>12</sub>	CN > 10	* C	89		Deg.	INOLE I
	vertical	$\Theta_6$		OU,	89		Deg.	
Color Temp	erature		Q.	9000	10,000	11,500	K	
Color Ga	amut			70	72	-	%	
Contrast	ratio	CR	.00,,	1000:1	1200:1	ı		Note 2
Luminance of White		Y <sub>w</sub>	UV.		380	ı	cd/m <sup>2</sup>	Note 3
White luminanc	e uniformity	ΔΥ	7	70	75		%	Note 4
	Milhita	$W_{x}$			0.280			
	White	W <sub>y</sub>	Θ = 0°		0.290			
	Red	R <sub>x</sub>	(Center) Normal		TBD			
Reproduction	Reu	$R_{y}$	Viewing	TYP.	TBD	TYP.		Note 5
of color	Green	$G_{x}$	Angle	- 0.03	TBD	+ 0.03		Note 5
	Green	$G_{y}$			TBD			
	Pluo	B <sub>x</sub>			TBD			
	Blue	$B_y$			TBD			
Response Time	G to G	T <sub>g</sub>		-	8	10	ms	Note 6
Gamma S	Scale			2.0	2.2	2.4		

DV430FHM-NN0 Preliminary Product Specification

B2010-8002-O (3/3)

SPEC. NUMBER

S8XX-XXXX

SPEC. TITLE

A4(210 X 297)

PAGE

19 of 30



REV

ISSUE DATE

TFT LCD

P1

2016.01.31

#### Note:

- 1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface.
- 2. Contrast measurements shall be made at viewing angle of = 0 and at the ce nter of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See Figure 1 shown in Appendix) Luminance Contrast Ratio (CR) is defined mathematically.

CR = Luminance when displaying a white raster

Luminance when displaying a black raster

- 3. The color chromaticity coordinates specified in Table 9.shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Me asurements shall be made at the center of the panel. The BLU is used by BOE.
- 4. Response time Tg is the average time required for display transition by switchin g the input signal as below table and is based on Frame rate fV =60Hz to optimi ze. Each time in below table is defined as Figure 2and shall be measured by swit ching the

									L.									
	sured			_				_		Target		_	_					
Resp	onse ne	0	15	31	47	63	79	95	111	127	143	159	175	191	207	223	239	255
	0																	$\Box$
	15																	
	31																	
	47			/														
	63																	
	79																	
	95																	
	111																	
Start	127																	
	143																	
	159																	
	175																	
	191																	
	207																	
	223																	
	239																	
	255																	

5. Definition of Transmittance (T%):
Module is with white(L255) signal input

Transmittance =	Luminance of LCD Module	× 100 %
	Luminance of BLU	^ 100 %

SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 20 of 30



**REV** 

ISSUE DATE

TFT LCD

P1

2016.01.31

### 7.0 MECHANICAL CHARACTERISTICS

### 7.1 Dimensional Requirements

Figure 4 (located in Appendix) shows mechanical outlines for the model DV430FHM-NN0. Other parameters are shown in Table 15.

### < Table 15. Dimensional Parameters >

Parameter	Parameter Specification							
Dimensional outline 961.7(H)x550.0(V)× 11.7(B)								
Weight *(Typ)								
Active area 940.896(H) × 529.254(V)								
Pixel pitch	mm							
Number of pixels	Number of pixels $1920(H) \times 1080(V)$ (1 pixel = R + G + B dots)							
Back-light	Back-light E-LED Backlight							
7.2 Mounting See Figure 5. (Shown	in Appendix)							

### 7.2 Mounting

### 7.3 Anti-Glare and Polarizer Hardness

The surface of the LCD has an Anti-glare coating to minimize reflection and a coating to Reduce scratching.

SPEC. NUMBER
S8XX-XXXX



REV

**ISSUE DATE** 

**TFT LCD** 

P1

2016.01.31

### **8.0 RELIABILITY TEST**

The Reliability test items and its conditions are shown in below.

### < Table 16. Reliability Test Parameters >

No	Test Items	Conditions
1	High temperature storage test	Ta = 60 °C, 240 hrs
2	Low temperature storage test	Ta = -20 °C, 240 hrs
3	High temperature & high humidity operation test	Ta = 50 °C, 80%RH, 240hrs
4	High temperature operation test	Ta = 50 °C, 240hrs
5	Low temperature operation test	Ta = 0 °C, 240hrs
6	Thermal shock	Ta = -20 °C ↔ 60 °C (0.5 hr), 100 cycle
7	Vibration test (non-operating)	Frequency : 10 ~ 300 Hz, Random  Gravity / AMP : 1.0 Grms  Period : X, Y, Z 30 min/axis
8	Shock test (non-operating)	Gravity : 50G   Pulse width : 11msec, Sine wave $\pm$ X, $\pm$ Y, $\pm$ Z Once for each direction
9	Electro-static discharge test	Air : $\pm$ 15kV ,150pF/330 $\Omega$ ,100Point ,1time/Point Contact : $\pm$ 8kV ,150pF/330 $\Omega$ ,100Point ,1time/Point Non operation Contact: $\pm$ 4KV~ $\pm$ 6KV,150pF/330 $\Omega$ ,100Point, Input connector Pin, 3 times/pin with no function loss

SPEC. NUMBER
S8XX-XXXX



REV

ISSUE DATE

**TFT LCD** 

P1

2016.01.31

### 9.0 PRODCUT SERIAL NUMBER





HV430FHB-N40

XXXXXXXXXXXXXXXXX

MADE IN CHINA

1 x x

2 X

**X** 

хх

X

x x x x

x x x x x

- 1. Control Number
- 2. Rank / Grade
- 3. Line Classification
- 4. Year (2011: 11, 2012: 12, ...)

- 5. Month (1,2,3, ..., 9, X, Y, Z)
- 6. Internal Use
- 7. Serial Number

SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV420EUM N

DV430FHM-NN0 Preliminary Product Specification

PAGE 23 of 30

X

B2010-8002-O (3/3)

A4(210 X 297)



REV

**ISSUE DATE** 

**TFT LCD** 

P1

2016.01.31


### **10.0 PACKING INFORMATION**


BOE provides the standard shipping container for customers, unless customer specifies their packing information. The standard packing method and Barcode information are shown in below


### 10.1 Packing Order


Put inner EPS-lower on the pallet

Put inner EPS-lower on the pallet









Seal the box and stick label to the assigned area

Put the other EPS-box on the first

SPEC. NUMBER S8XX-XXXX SPEC. TITLE

DV430FHM-NN0 Preliminary Product Specification

PAGE 24 of 30

B2010-8002-O (3/3)



**REV** 

ISSUE DATE

TFT LCD

P1

2016.01.31

### 10.2 Packing Note


Box Dimension: 1060mm (L) × 600mm (W) ×655mm (H)

• Package Quantity in one Box: 10pcs

### 10.3 Box Label

• Label Size : 110 mm (L) × 55 mm (W)

Contents



SPEC. NUMBER	?
S8XX-XXXX	



REV

ISSUE DATE

TFT LCD

P1

2016.01.31

### 11.0 HANDLING & CAUTIONS

- (1) Cautions when taking out the module
  - Pick the pouch only, when taking out module from a shipping package.
- (2) Cautions for handling the module
  - As the electrostatic discharges may break the LCD module, handle the LCD module with care. Peel a protection sheet off from the LCD panel surface as slowly as possible.
  - As the LCD panel and back light element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.
  - As the surface of the polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
  - Do not pull the interface connector in or out while the LCD module is operating.
  - Put the module display side down on a flat horizontal plane.
  - Handle connectors and cables with care.
- (3) Cautions for the operation
  - When the module is operating, do not lose CLK, ENAB signals. If any one of these signals is lost, the LCD panel would be damaged.
  - Obey the supply voltage sequence. If wrong sequence is applied, the module would be damaged.
- (4) Cautions for the atmosphere
  - Dew drop atmosphere should be avoided.
  - Do not store and/or operate the LCD module in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.
- (5) Cautions for the module characteristics
  - Do not apply fixed pattern data signal to the LCD module at product aging.
  - Applying fixed pattern for a long time may cause image sticking.
- (6) Other cautions
  - Do not disassemble and/or re-assemble LCD module.
  - Do not re-adjust variable resistor or switch etc.
  - •When returning the module for repair or etc., Please pack the module not to be broken. We recommend to use the original shipping packages.

SPEC. NUMBER	SPEC. TITLE	PAGE
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Specification	26 of 30



PRODUCT G	ROUP

REV

**ISSUE DATE** 


TFT LCD

P1


2016.01.31

### 12.0 APPENDIX

< Figure 1. Measurement Set Up >




< Figure 2. White Luminance and Uniformity Measurement Locations >



SPEC. NUMBER S8XX-XXXX SPEC. TITLE
DV430FHM-NN0 Preliminary Product Specification

PAGE 27 of 30



SPE	C. NUMBE	ER
S8	3XX-XXXX	

SPEC. IIILE	
DV430FHM-NN0 Preli	mi


PAGE 28 of 30

V430FHM-NN0 Preliminary Product Specification

BOE	PRODUCT GROUP	REV	ISSUE DATE
BOE PRODUCT GROUP REV ISSUE DATE  TFT LCD P1 2016.01.31			
SPEC. NUMBER	gure 4. TFT-LCD Module Outline Dimensions  961.7  SPEC. TITLE		27.7 CONVERT COVER  11.7 19.2 T-CON COVER 27.7
S8XX-XXXX	DV430FHM-NN0 Preliminary Product Sp	ecification	29 of 30

B2010-8002-O (3/3)

A4(210 X 297)



o a	n s	· · ·	·
	73	(6) (8)	(a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
40	000		
30	1.1		<del></del>

SPEC. NUMBER
S8XX-XXXX