

DS99R124Q

www.DataShe

5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter

General Description

The DS99R124Q converts FPD-Link II to FPD-Link. It translates a high-speed serialized interface with an embedded clock over a single pair (FPD-Link II) to three LVDS data/control streams and one LVDS clock pair (FPD-Link). This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced decoding is used to support AC-coupled interconnects.

The DS99R124Q converter recovers the data (RGB) and control signals and extracts the clock from a serial stream (FPD-Link II). It is able to lock to the incoming data stream without the use of a training sequence or special SYNC patterns and does not require a reference clock. A link status (LOCK) output signal is provided.

Adjustable input equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces the medium-induced deterministic jitter. EMI is minimized by the use of low voltage differential signaling, output state select feature, and additional output spread spectrum generation.

With fewer wires to the physical interface of the display, FPD-Link output with LVDS technology is ideal for high speed, low power and low EMI data transfer.

The DS99R124Q is offered in a 48-pin LLP package and is specified over the automotive AEC-Q100 Grade 2 temperature range of -40°C to +105°C.


Features

- 5 43 MHz support (140 Mbps to 1.2 Gbps Serial Link)
- 4-channel (3 data + 1 clock) FPD-Link LVDS outputs
- 3 low-speed over-sampled LVCMOS outputs
- AC Coupled STP Interconnect up to 10 meters in length
- Integrated input termination
- @ Speed link BIST mode and reporting pin
- Optional I2C compatible Serial Control Bus
- RGB666 + VS, HS, DE converted from 1 pair
- Power down mode minimizes power dissipation
- FAST random data lock; no reference clock required
- Adjustable input receive equalization
- LOCK (real time link status) reporting pin
- Low EMI FPD-Link output
- SSCG option for lower EMI
- 1.8V or 3.3V compatible I/O interface
- Automotive grade product: AEC-Q100 Grade 2 qualified
- >8 kV HBM and ISO 10605 ESD Rating

Applications

- Automotive Display for Navigation
- Automotive Display for Entertainment


Applications Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation

DS99R124Q Pin Diagram

www.DataSheet4U.com



FPD-Link II to FPD-Link Convertor - DS99R124Q

Pin Descriptions

Pin Name	Pin #	I/O, Type	Description
FPD-Link II In	put Interface)	
RIN+	40	I, LVDS	True input
			The input must be AC coupled with a 100 nF capacitor. Internal termination.
RIN-	41	I, LVDS	Inverting input
			The input must be AC coupled with a 100 nF capacitor. Internal termination.
CMF	42	I, Analog	Common-Mode Filter
			VCM center-tap is a virtual ground which maybe ac-coupled to ground to increase receiver
			common mode noise immunity. Recommended value is 4.7 µF or higher.
FPD-Link Out	put Interface)	
TxOUT[2:0]+	19, 21, 23	O, LVDS	True LVDS Data Output
			This pair should have a 100 Ω termination for standard LVDS levels.
TxOUT[2:0]-	20, 22, 24	O, LVDS	Inverting LVDS Data Output
			This pair should have a 100 Ω termination for standard LVDS levels.
TxCLKOUT+	17	O, LVDS	True LVDS Clock Output
			This pair should have a 100 Ω termination for standard LVDS levels.
TxCLKOUT-	18	O, LVDS	Inverting LVDS Clock Output
			This pair should have a 100 Ω termination for standard LVDS levels.

Pin Name	Pin #	I/O, Type	Description
LVCMOS Ou	ıtputs		
OS[2:0]	10, 11, 12	O, LVMOS	Over-Sampled Low Frequency Outputs These bits map to the DS99R421's OS[2:0] over-sampled low-frequency inputs. Signals must be slower the TxCLK/5. On the DS90UR241 these map to the DIN[23:21] inputs. OS0 = DIN21, OS1 = DIN22, OS2 = DIN23.
LOCK	27	O, LVMOS	LOCK Status Output LOCK = 1, PLL is locked, outputs are active. LOCK = 0, PLL is unlocked, output states determined by OSS_SEL. Maybe used as a Link Status or to flag when the Video Data is active (ON/OFF).
Control and	Configuration	1	, , ,
PDB	1	I, LVCMOS w/ pull-down	Power Down Mode Input PDB = 1, Device is enabled (normal operation) PDB = 0, Device is in power-down, the output are controlled by the settings. Control registers are RESET .
VODSEL	33	I, LVCMOS w/ pull-down	Differential Driver Output Voltage Select VODSEL = 1, LVDS VOD is ±400 mV, 800 mVp-p (typ) — Long Cable / De-E Applications VODSEL = 0, LVDS VOD is ±250 mV, 500 mVp-p (typ) See Table 2
OEN	34	I, LVCMOS w/ pull-down	Output Enable Input OEN = 1, FPD-Link outputs are enabled (active). OEN = 0, FPD-Link outputs are TRI-STATE.
OSS_SEL	35	I, LVCMOS w/ pull-down	Output Sleep State Select Input See Table 1
LFMODE	36	I, LVCMOS w/ pull-down	Low Frequency Mode — Pin or Register Control LF_MODE = 1, low frequency mode (TxCLKOUT = 5-20 MHz) LF_MODE = 0, high frequency mode (TxCLKOUT = 20-43 MHz)
SSC[2:0]	7, 2, 3	I, LVCMOS w/ pull-down	Spread Spectrum Clock Generation (SSCG) Range Select See Table 3 and Table 4
RES[1:0]	37, 15	I, LVCMOS w/ pull-down	Reserved Tie Low
For a High St	tate, use a 10 l		N DDIO; for a Low State, the IO includes an internal pull down. The STRAP pin is read upon number listed along with shared LVCMOS Output name in square bracket.
EQ	28 [PASS]	STRAP I, LVCMOS w/ pull-down	EQ Gain Control of FPD-Link II Input EQ = 1, EQ gain is enabled (~13 dB) EQ = 0, EQ gain is disabled (~1.625 dB)
Optional BIS	ST Mode		
BISTEN	29	I, LVCMOS w/ pull-down	BIST Enable Input – Optional BISTEN = 1, BIST Mode is enabled. BISTEN = 0, normal mode.
BISTM	30	I, LVCMOS w/ pull-down	BIST Mode Input – Optional BISTM = 1, selects Payload Error Mode BISTM = 0, selects Pass / Fail Result-Only Mode
	28	O, LVCMOS	PASS Output (BIST Mode) – Optional PASS = 1, no errors detected
PASS			PASS = 0, errors detected Leave open if unused. Route to a test point (pad) recommended.
PASS Optional Set	rial Bus Contr	ol Interface	
	rial Bus Contr	ol Interface	

Pin Name	Pin #	I/O, Type	Description
ID[x]	16	I, Analog	Serial Control Bus Device ID Address Select — Optional
			Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See <i>Table 5</i> . www.DataSheet4U.com
Power and G	iround		
VDDL	6, 31	Power	Logic Power, 1.8 V ±5%
VDDA	38, 43	Power	Analog Power, 1.8 V ±5%
VDDP	8, 46, 47	Power	SSC Generator Power, 1.8 V ±5%
VDDTX	13	Power	FPD-Link Power, 3.3 V ±10%
VDDIO	25	Power	LVCMOS I/O Power, 1.8 V ±5% OR 3.3 V ±10%
GND	9, 14, 26, 32, 39, 44, 45, 48	Ground	Ground
DAP	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the LLP package. Connected to the ground plane (GND) with at least 9 vias.


NOTE: 1 = HIGH, 0 = LOW

Ordering Information

NSID	Package Description	Quantity	SPEC	Package ID
DS99R124QSQE	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	250	NOPB	SQA48A
DS99R124QSQ	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	1000	NOPB	SQA48A
DS99R124QSQX	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	2500	NOPB	SQA48A

Note: Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC Q100 standard. Automotive Grade products are identified with the letter Q. For more information go to http://www.national.com/automotive.

Block Diagram



≥±8 kV

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage – V_{DDn} (1.8V) -0.3V to +2.5VSupply Voltage – V_{DDTX} (3.3V) -0.3V to +4.0VSupply Voltage - V_{DDIO} -0.3V to +4.0VLVCMOS I/O Voltage -0.3V to +(VDDIO + 0.3V)Receiver Input Voltage -0.3V to (VDD + 0.3V) LVDS Output Voltage -0.3V to (VDDTX + 0.3V) Junction Temperature +150°C Storage Temperature -65°C to +150°C

Lead Temperature

+260°C (Soldering, 4s)

48L LLP Package

Maximum Power Dissipation

Capacity at 25°C

Derate above 25°C $1/\theta_{JA}^{\circ}C/W$ 27.7 °C/W θ_{JA}

3.0 °C/W $\theta_{\rm JC}$ ESD Rating (IEC, powered-up only), $R_D = 330\Omega$, $C_S = 150 pF$

Air Discharge

 (R_{IN+}, R_{IN-}) ≥±30 kV

Contact Discharge

 (R_{IN+}, R_{IN-}) ≥±6 kV ESD Rating (ISO10605), $R_D = 330\Omega$, $C_S = 150 \& 330pF$

Air Discharge

 (R_{IN+}, R_{IN-}) ww≥_Dstrŷhe Contact Discharge

 (R_{IN+}, R_{IN-})

ESD Rating (ISO10605), $R_D = 2k\Omega$, $C_S = 150 \& 330pF$

Air Discharge

 (R_{IN+}, R_{IN-}) ≥±15 kV

Contact Discharge

 (R_{IN+}, R_{IN-}) ≥±8 kV ESD Rating (HBM) ≥±8 kV

ESD Rating (CDM) ≥±1.25 kV

ESD Rating (MM) ≥±250 V

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{DDn})	1.71	1.8	1.89	V
LVCMOS Supply	1.71	1.8	1.89	V
Voltage (V _{DDIO})				
LVCMOS Supply	3.0	3.3	3.6	V
Voltage (V _{DDIO})				
Operating Free Air	-40	+25	+105	°C
Temperature (T _A)				
TxCLK Clock Frequency	5		43	MHz
Supply Noise (Note 7)			100	mV_{P-P}

DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2, Note 3) and (Note 4) Canditions

Symbol	Parameter	Condition	าร	Pin/Freq.	Min	Тур	Max	Units
FPD-Lin	k LVDS Output							
177 1	Differential Outrook Value		VODSEL = L		100	250	400	mV
$ V_{OD} $	Differential Output Voltage		VODSEL = H] [200	400	600	mV
\/	Differential Output Voltage]	VODSEL = L] [500		mVp-p
V_{ODp-p}	A-B		VODSEL = H] [800		mVp-p
ΔV _{OD}	Output Voltage Unbalance	$R_L = 100\Omega$		TxCLKOUT+,		1	50	mV
	0417	1	VODSEL = L	TxCLKOUT-, TxOUT[2:0]+,	1.0	1.2	1.5	V
V _{OS}	Offset Voltage		VODSEL = H	TxOUT[2:0]+,		1.2		V
ΔV _{os}	Offset Voltage Unbalance					1	50	mV
I _{os}	Output Short Circuit Current	Vout = GND	•	1 [-5		mA
I _{OZ}	Output TRI-STATE® Current	OEN = GND, Vout =V _{DDTX} , or GND			-10		+10	μΑ
3.3 V I/O	LVCMOS DC SPECIFICATION	$S - V_{DDIO} = 3.0 \text{ to } 3.6V$						
V _{IH}	High Level Input Voltage			PDB,	2.2		V_{DDIO}	V
V _{IL}	Low Level Input Voltage			VODSEL,	GND		0.8	V
I _{IN}	Input Current	V _{IN} = 0V or V _{DDIO}		OEN, OSS_SEL, LFMODE, SSC[2:0], BISTEN, BISTM	-15	±1	+15	μА

Symbol	Parameter	Condition	ıs	Pin/Freq.	Min	Тур	Max	Units
V _{OH}	High Level Output Voltage	$I_{OH} = -0.5 \text{ mA}$			V _{DDIO} - 0.2	YDDIQD	ataSheet	4U.26m
$\overline{V_{OL}}$	Low Level Output Voltage	I _{OL} = +0.5 mA		LOCK,		GND	0.2	V
I _{os}	Output Short Circuit Current	V _{OUT} = 0V		PASS, OS [2:0]		-10		mA
I _{OZ}	TRI-STATE® Output Current	PDB = 0V, OSS_SEL = V _{OUT} = 0V or V _{DDIO}	= 0V,	- [2.0]	-10		+10	μА
1.8 V I/O	LVCMOS DC SPECIFICATION	IS – V _{DDIO} = 1.71 to 1.89	V			-	-	
V _{IH}	High Level Input Voltage			PDB, VODSEL,	0.7 V _{DDIO}		V _{DDIO}	V
V _{IL}	Low Level Input Voltage			OEN, OSS_SEL,	GND		0.35* V _{DDIO}	V
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$		LFMODE, SSC[2:0], BISTEN, BISTM	-10	±1	+10	μА
V _{OH}	High Level Output Voltage	I _{OH} = -0.1 mA		LOCK,	V _{DDIO} - 0.2	V _{DDIO}		V
V _{OL}	Low Level Output Voltage	I _{OL} = +0.1 mA		PASS, OS	GND		0.2	V
I _{os}	Output Short Circuit Current	V _{OUT} = 0V		[2:0]		-3		mA
I _{oz}	TRI-STATE Output Current	$V_{OUT} = 0V \text{ or } V_{DDIO}$			-15		+15	μA
FPD-Link	II LVDS RECEIVER DC SPEC	CIFICATIONS						
V_{TH}	Differential Input Threshold High Voltage	\\ .1.0\\ (ntornal \)	<i>(</i>				+50	mV
V _{TL}	Differential Input Threshold Low Voltage	V _{CM} = +1.2V (Internal \	BIAS)	RIN+, RIN-	-50			mV
V_{CM}	Common Mode Voltage, Internal V _{BIAS}					1.2		V
R _T	Input Termination]	75	80	92	Ω
SUPPLY	CURRENT							,
I _{DD1}	Supply Current	Checker Board	V _{DDn} = 1.89V	All V _{DD(1.8)} pins		70	80	mA
I _{DDTX1}	(includes load current)	Pattern, VODSEL = H,	$V_{DDTX} = 3.6V$	V_{DDTX}		30	40	mA
	43 MHz Clock	SSCG = On Figure 1	V _{DDIO} =1.89V			0.35	1	mA
I _{DDIO1}		90.0	$V_{\rm DDIO} = 3.6V$	- V _{DDIO}		1	1.5	mA
I _{DDZ}			V _{DD} = 1.89V	All V _{DD(1.8)} pins		0.15	4	mA
I _{DDTXZ}	Supply Current Power Down	PDB = 0V, All other LVCMOS Inputs = 0V	$V_{\rm DDTX} = 3.6V$	V_{DDTX}		0.01	0.05	mA
		LVCIVIOS INPUIS = UV	V _{DDIO} =1.89V			0.1	0.4	mA
I _{DDIOZ}		$V_{DDIO} = 3.6V$		- V _{DDIO}		0.4	0.8	mA

Switching Characteristics

	tching Characterist ecommended operating supply		ess otherwise specified. (N	<i>lote 2</i>) and	(<i>Note 3</i>)	www.i	DataShe
Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
FPD-Lin	k II			•	•		•
DDLT	Lock Time	SSCG = Off	5 MHz		6		ms
	(Note 5)	SSCG = On	5 MHz		14		ms
		SSCG = Off	43 MHz		5		ms
		SSCG = On	43 MHz		8		ms
DJIT	Input Jitter Tolerance	EQ = Off Jitter Frequency > 10 MHz Figure 11			>0.45		UI
FPD-Lin	k Output			•			•
t _{TLHT}	Low to High Transition Time	$R_{I} = 100\Omega$	TxCLKOUT±, TxOUT		0.3	0.6	ns
t _{THLT}	High to Low Transition Time	-	[2:0]±		0.3	0.6	ns
t _{DCCJ}	Cycle-to-Cycle Output Jitter	TxCLKOUT = 5 MHz	TxCLKOUT±		900	2100	ps
D000	(Note 6, Note 8)	TxCLKOUT = 43 MHz			75	125	ps
t _{TTP1}	Transmitter Pulse Position for bit 1		TxOUT[2:0]±		0		UI
t _{TTP0}	Transmitter Pulse Position for bit 0				1		UI
t _{TPP6}	Transmitter Pulse Position for bit 6				2		UI
t _{TTP5}	Transmitter Pulse Position for bit 5				3		UI
TTP4	Transmitter Pulse Position for bit 4				4		UI
t _{TTP3}	Transmitter Pulse Position for bit 3				5		UI
t _{TTP2}	Transmitter Pulse Position for bit 2				6		UI
t _{TPDD}	Power Down Delay active to OFF Figure 3	TxCLKOUT = 43 MHz			6	10	ns
t _{TXZR}	Enable Delay OFF to active Figure 4	TxCLKOUT = 43 MHz			40	55	ns
LVCMO	S Outputs	•	'				
CLH	Low to High Transition Time	C _L = 8 pF	LOCK, PASS, OS[2:0]		10	15	ns
CHL	High to Low Transition Time	Figure 2			10	15	ns
PASS	BIST PASS Valid Time,	TxCLKOUT = 5 MHz	PASS		560	570	ns
FA99	BISTEN = 1, Figure 9	TxCLKOUT = 43 MHz	1		70	75	ns
SSCG N	lode	1	1				1
f _{DEV}	Spread Spectrum Clocking Deviation Frequency	(Note 9)	TxCLKOUT = 5 to 43 MHz, SSC[3:0] = ON	±0.5		±2	%
f _{MOD}	Spread Spectrum Clocking Modulation Frequency	(Note 9)	TxCLKOUT = 5 to 43 MHz, SSC[3:0] = ON	8		100	kHz

Recommended Timing for the Serial Control Bus

Over recommended operating supply and temperature ranges unless otherwise specified.

www.DataSheet4U.com

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{SCL}	SCL Clock Frequency	Standard Mode	0		100	kHz
. ,		Fast Mode	0		400	kHz
t _{LOW}	SCL Low Period	Standard Mode	4.7			us
		Fast Mode	1.3			us
t _{HIGH}	SCL High Period	Standard Mode	4.0			us
		Fast Mode	0.6			us
t _{HD;STA}	Hold time for a start or a	Standard Mode	4.0			us
r	repeated start condition, Figure 10	Fast Mode	0.6			us
t _{SU:STA}	Set Up time for a start or a	Standard Mode	4.7			us
	repeated start condition, Figure 10	Fast Mode	0.6			us
t _{HD;DAT}	Data Hold Time,	Standard Mode	0		3.45	us
	Figure 10	Fast Mode	0		0.9	us
t _{SU;DAT}	Data Set Up Time,	Standard Mode	250			ns
	Figure 10	Fast Mode	100			ns
t _{SU;STO}	Set Up Time for STOP	Standard Mode	4.0			us
	Condition, Figure 10	Fast Mode	0.6			us
t _{BUF}	Bus Free Time	Standard Mode	4.7			us
	Between STOP and START, Figure 10	Fast Mode	1.3			us
t _r	SCL & SDA Rise Time,	Standard Mode			1000	ns
	Figure 10	Fast Mode			300	ns
t _f	SCL & SDA Fall Time,	Standard Mode			300	ns
	Figure 10	Fast mode			300	ns

DC and AC Serial Control Bus Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	Input High Level	SDA and SCL	0.7* V _{DDIO}		V _{DDIO}	V
V _{IL}	Input Low Level Voltage	SDA and SCL	GND		0.3* V _{DDIO}	V
V _{HY}	Input Hysteresis			>50		mV
V _{OL}		SDA, I _{OL} = +0.5 mA	0		0.36	V
I _{in}		SDA or SCL, $Vin = V_{DDIO}$ or GND	-10		+10	μA
t _R	SDA RiseTime – READ	SDA, RPU = X, Cb ≤ 400pF			850	ns
t _F	SDA Fall Time – READ				120	ns
t _{SU;DAT}	Set Up Time — READ		500			ns
t _{HD;DAT}	Hold Up Time — READ		580			ns
t _{SP}	Input Filter			50		ns
C _{in}	Input Capacitance	SDA or SCL		<5		pF

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Typical values represent most likely parametric norms at V_{DDn} = 1.8V, V_{DDTX} = 3.3V, V_{DDIO} = 1.8V or 3.3V, Ta = +25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 4: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

Note 5: t_{DDLT} is the time required by the deserializer to obtain lock when exiting power-down state with an active PCLK.

Note 6: t_{DCCJ} is the maximum amount of jitter between adjacent clock cycles.

Note 7: Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the V_{DDn} (1.8V) supply with amplitude = 100 mVp-p measured at the device V_{DDn} pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 750 kHz. The Des on the other hand shows no error when the noise frequency is less than 400 kHz.

Note 8: Specification is guaranteed by characterization and is not tested in production.

Note 9: Specification is guaranteed by design and is not tested in production.

AC Timing Diagrams and Test Circuits




FIGURE 1. Checkerboard Data Pattern




FIGURE 2. LVCMOS Transition Times




FIGURE 3. FPD-Link & LVCMOS Powerdown Delay




FIGURE 4. FPD-Link Outputs Enable Delay




FIGURE 5. Deserializer PLL Lock Times

www.DataShee

FIGURE 6. FPD-Link (LVDS) Single-ended and Differential Waveforms




FIGURE 7. FPD-Link Transmitter Pulse Positions




FIGURE 8. Receiver Input Jitter Tolerance




FIGURE 9. BIST PASS Waveform




FIGURE 10. Serial Control Bus Timing Diagram

Typical Performance Characteristics




FIGURE 11. Typical Input Jitter Tolerance Curve at 43 MHz

www.DataShee




FIGURE 12. Typical Total IDD Current (1.8V Supply) as a Function of PCLK




FIGURE 13. Typical IDDTX Current (3.3V Supply) as a function of PCLK

Functional Description

The DS99R124Q receives 24-bits of data over a single serial FPD-Link II pair operating at 140Mbps to 1.2Gbps. The serial stream also contains an embedded clock, and the DC-balance information which enhances signal quality and supports AC coupling. The receiver copnverts the serial stream into a 4-channel (3 data and 1 clock) FPD-Link LVDS Interface. The device is intended to be used with the DS90UR241or the DS99R421 FPD-Link II serializers.

The Des converts a single input serial data stream to a FPD-Link output bus, and also provides a signal check for the chipset Built In Self Test (BIST) mode. The device can be configured via external pins or through the optional serial control bus. The Des features enhance signal quality on the link by supporting the FPD-Link II data coding that provides randomization, scrambling, and DC balancing of the data. The Des includes multiple features to reduce EMI associated with display data transmission. This includes the randomization and scrambling of the data, FPD-Link LVDS Output interface, and also the output spread spectrum clock generation (SSCG) support. The Des' power saving features include a power down mode, and optional LVCMOS (1.8 V) interface compatibility.

The Des can attain lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The Des also synchronizes to the Ser regardless of the data pattern, delivering true automatic "plug and lock" performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The Des recovers the clock and data by extracting the embedded clock information, validating and then deserializing the incoming data stream.

The DS99R421Q / DS99R124Q chipset supports 18-bit color depth, HS, VS and DE video control signals and up to three over-sampled low-speed (general purpose) data bits.

Data Transfer

The DS99R124 will receive a pixel of data in the following format: C1 and C0 represent the embedded clock in the serial stream. C1 is always HIGH and C0 is always LOW. b[23:0] contain the scrambled data. DCB is the DC-Balanced control bit. DCB is used to minimize the short and long-term DC bias on the signal lines. This bit determines if the data is unmodified or inverted. DCA is used to validate data integrity in the embedded data stream. Both DCA and DCB coding schemes are generated by the Ser and decoded by the Des automatically. *Figure 14* illustrates the serial stream per PCLK cycle.




FIGURE 14. FPD-Link II Serial Stream (DS99R421/ DS99R124)

The device supports clocks in the range of 5 MHz to 43 MHz. With every clock cycle 24 bits of payload are received along

with the four overhead bits. Thus, the line rate is 1.2 Gbps maximum (140 Mbps minimum) with an effective data rate of 1.03 Gbps maximum. The link is extremely efficient at 86% (24/28).

The FPD-Link output will pass along the data to the Display in the format shown in *Figure 15*.




FIGURE 15. FPD-Link Output Format

FPD-LINK II INPUT

Common Mode Filter Pin (CMF) — Optional

The Des provides access to the center tap of the internal termination. A capacitor may be placed on this pin for additional common-mode filtering of the differential pair. This can be useful in high noise environments for additional noise rejection capability. A 4.7 μF capacitor may be connected to this pin to Ground.

OUTPUT INTERFACES (LVCMOS & FPD-LINK)

OS[2:0] LVCMOS Outputs

Additional signals maybe received across the serial link per PCLK. The over-sampled bits are restricted to be low speed signals and should be less than 1/5 of the frequency of the PCLK. Signals should convey level information only, as pulse width distrotion will occur by the over sampling technique and location of the sampling clock. The three over sampled bits are exactly mapped to DS99R421's; and to DS90UR421 bits are: OS0 = DIN21, OS1 = DIN22, and OS2 = DIN23.

CLOCK-DATA RECOVERY STATUS FLAG (LOCK) and OUTPUT STATE SELECT (OSS_SEL)

When PDB is driven HIGH, the CDR PLL begins locking to the serial input, LOCK is Low and the FPD-Link interface state is determined by the state of the OSS_SEL pin.

After the DS99R124Q completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the FPD-Link outputs. The TxCLK output is held at its current state at the change from OSC_CLK (if this is enabled via OSC_SEL) to the recovered clock (or vice versa). Note that the FPD-Link outputs may be held in an inactive state (TRI-STATE) through the use of the Output Enable pin (OEN).

If there is a loss of clock from the input serial stream, LOCK is driven Low and the state of the outputs are based on the OSS_SEL setting (configuration pin or register).

TABLE 1. Output State Table

	INPUTS		OUTPUTS		
PDB	OEN	OSS_SEL	LOCK	OTHER OUTPUTS	
L	Х	L	Z	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are TRI-STATE PASS is TRI-STATE	
L	х	Н	L	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are LOW PASS is TRI-STATE	
Н	L	L	L	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are LOW PASS is HIGH	
Н	L	Н	L	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are LOW PASS is LOW	
Н	Н	L	L	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are TRI-STATE PASS is HIGH	
Н	Н	Н	L	TxCLKOUT is TRI-STATE TxOUT[2:0] areLOW OS[2:0] are LOW PASS is LOW	
Н	L	Х	Н	TxCLKOUT is TRI-STATE TxOUT[2:0] areTRI-STATE OS[2:0] are Active PASS is Active (This setting allows the system to run BIST or use the OS[2:0] bits while the panel is off)	
Н	Н	Х	Н	TxCLKOUT is Active TxOUT[2:0] are Active OS[2:0] are Active PASS is Active (Normal operating mode)	

LVCMOS 1.8V / 3.3V VDDIO Operation

The LVCMOS inputs and outputs can operate with 1.8 V or 3.3 V levels ($V_{\rm DDIO}$) for target (Display) compatibility. The 1.8 V levels will offer a lower noise (EMI) and also a system power savings.

FPD-LINK OUTPUT

VODSEL

The differential output voltage of the FPD-Link interface is controlled by the VODSEL input.

TABLE 2. VODSEL Configuration Table

VODSEL	Result			
L	VOD is 250mV TYP (500mVp-p)			
Н	VOD is 400mV TYP (800mVp-p)			

SSCG Generation — Optional

The Des provides an internally generated spread spectrum clock (SSCG) to modulate its outputs. Both clock and data outputs are modulated. This will aid to lower system EMI. Output SSCG deviations to ±2.0% (4% total) at up to 35kHz modulations nominally are available. See *Table 3* and *Table 4*. This feature may be controlled by pins or by register. The LFMODE should be set appropriately if the SSCG is being used. Set LFMODE High if the clock frequency is between 5 MHz and 20 MHz, set LFMODE Low if the clock frequency is between 20 MHz and 43 MHz.

TABLE 3. SSCG Configuration (LFMODE = L) — Des Output

	SSC[2:0] Inputs LFMODE = L (20 - 43 MF	Result www.DataSheet4U.cdn				
SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)		
L	L	L	OFF	OFF		
L	L	Н	±0.9			
L	Н	L	±1.2	CLK/2168		
L	Н	Н	±1.9			
Н	L	L	±2.3			
Н	L	Н	±0.7			
Н	Н	L	±1.3	CLK/1300		
Н	Н	Н	±1.7]		

TABLE 4. SSCG Configuration (LFMODE = H) — Des Output

	SSC[2:0] Inputs LFMODE = H (5 - 20 MH	Result				
SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)		
L	L	L	OFF	OFF		
L	L	Н	±0.7			
L	Н	L	±1.3	- CLK/625		
L	Н	Н	±1.8			
Н	L	L	±2.2			
Н	L	Н	±0.7			
Н	Н	L	±1.2	CLK/385		
Н	Н	Н	±1.7			




FIGURE 16. SSCG Waveform

POWER SAVING FEATURES

PowerDown Feature (PDB)

The Des has a PDB input pin to ENABLE or POWER DOWN the device. This pin can be controlled by the system to save power, disabling the Des when the display is not needed. An auto detect mode is also available. In this mode, the PDB pin is tied High and the Des will enter POWER DOWN when the serial stream stops. When the serial stream starts up again, the Des will lock to the input stream and assert the LOCK pin and output valid data. In POWER DOWN mode, the Data and PCLK output states are determined by the OSS_SEL status. Note — in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

Stop Stream SLEEP Feature

The Des will enter a low power SLEEP state when the input serial stream is stopped. A STOP condition is detected when the embedded clock bits are not present. When the serial stream starts again, the Des will then lock to the incoming signal and recover the data. Note – in STOP STREAM SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.

Built In Self Test (BIST) — Optional

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system diagnostics. In the BIST mode only an input clock is required along with control to the Ser and Des BISTEN input pins. The Ser outputs a test pattern (PRBS7) and drives the link at speed. The Des detects the PRBS7 pattern and monitors it for errors. The PASS output pin toggles to flag any payloads that are received with 1 to 24 bit errors. The BISTM pin selects the operational mode of the PASS pin. If BISTM = L, the PASS pins reports the final result only. If BISTM = H, the PASS pins counts payload errors and also results the result. The result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the Des BISTEN pin.




FIGURE 17. BIST Mode Flow Diagram

Sample BIST Sequence

See Figure 17 for the BIST mode flow diagram.

Step 1: For the DS99R421 FPD-Link II Ser BIST Mode is enabled via the BISTEN pin. For the DS90UR241 Ser, BIST mode is enetered by setting all the input data of the device to Low state. A PCLK is required for all the Ser options. When

the Des detects the BIST mode pattern and command (DCA and DCB code) the RGB and control signal outputs are shut off.

Step 2: Place the DS99R124Q Des in BIST mode by setting the BISTEN = H. The Des is now in the BIST mode. If BISTM = H, the Des will check the incoming serial payloads for errors. If an error in the payload (1 to 24) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3: To Stop the BIST mode, the Des BISTEN pin is set Low. The Des stops checking the data. The final test result is held on the PASS pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

Step 4: To return the link to normal operation, the Ser BISTEN input is set Low. The Link returns to normal operation.

Figure 18 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (De-Emphasis, VODSEL, or Rx Equalization).




FIGURE 18. BIST Waveforms

Serial Bus Control — Optional

The DS99R124 may also be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg_0x00'h is set to 00'h and all configuration is set by control/ strap pins. A write of 01'h to reg_0x00'h will enable/allow configuration by registers; this will override the control/strap pins. Multiple devices may share the serial control bus since multiple addresses are supported. See *Figure 19*.

The serial bus is comprised of three pins. The SCL is a Serial Bus Clock Input. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pull up resistor to $V_{\rm DDIO}$. For most applications a 4.7 k pull up resistor to $V_{\rm DDIO}$ may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.




FIGURE 19. Serial Control Bus Connection

The third pin is the ID[X] pin. This pin sets one of four possible device addresses. Two different connections are possible. The pin may be pulled to V_{DD} (1.8V, NOT $V_{DDIO}))$ with a 10 $k\Omega$ resistor. Or a 10 $k\Omega$ pull up resistor (to V_{DD} 1.8V, NOT $V_{DDIO}))$ and a pull down resistor of the recommended value to set other three possible addresses may be used. See *Table 5* for the Des.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transition High while SCL is also HIGH. See *Figure 20*




FIGURE 20. START and STOP Conditions

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly. it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 21 and a WRITE is shown in Figure 22.

If the Serial Bus is not required, the three pins may be left open (NC).

TABLE 5. ID[x] Resistor Value - DS99R124Q Des

Resistor RID kΩ (5%tol)	Address 7'b	Address 8'b 0 appended (WRITE)
0.47	7b' 111 0001 (h'71)	8b' 1110 0010 (h'E2)
2.7	7b' 111 0010 (h'72)	8b' 1110 0100 (h'E4)
8.2	7b' 111 0011 (h'73)	8b' 1110 0110 (h'E6)
Open	7b' 111 0110 (h'76)	8b' 1110 1100 (h'EC)




FIGURE 21. Serial Control Bus — READ



FIGURE 22. Serial Control Bus — WRITE

TABLE 6. DS99R124Q — Serial Bus Control Registers

ADD (dec)	l	Register Name	Bit(s)	R/W	Defa ult (bin)	Function	Description www.DataSt
0	0	Des Config 1	7	R/W	0	LFMODE	SSCG Mode – low frequency support 0: 20 to 43 MHz Operation 1: 5 to 20 MHz Operation
			6	R/W	0	OSS_SEL	Output Sleep State Select TBD
			5	R/W	0	Reserved	Reserved
			4	R/W	0	Reserved	Reserved
			3:2	R/W	00	Reserved	Reserved
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: normal mode 1: Sleep Mode – Register settings retained.
			0	R/W	0	REG Control	Configurations set from control pins Configurations set from registers (except I2C_ID)
1	1	Slave ID	7	R/W	0	ADD_SEL	0: Address from ID[X] Pin 1: Address from Register
			6:0	R/W	1110 000	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1110 001 (h'71); 8b ' 1110 0010 (h'E2) 7b '1110 010 (h'72); 8b ' 1110 0100 (h'E4) 7b '1110 011 (h'73); 8b ' 1110 0110 (h'E6) 7b '1110 110 (h'76); 8b ' 1110 1100 (h'EC) All other addresses are <i>Reserved</i> .
2	2	Des Features 1	7	R/W	0	OEN	Output Enable Input 0: FPD-Link output are TRI-STATE 1: FPD-Link outputs are enabled (active)
			6	R/W	0	Reserved	Reserved
			5:4	R/W	00	Reserved	Reserved
			3	R/W	0	VODSEL	Differential Driver Output Voltage Select 0: LVDS VOD is ±250 mV, 500 mVp-p (typ) 1: LVDS VOD is ±400 mV, 800 mVp-p (typ)
			2:0	R/W	00	OSC_SEL	000: OFF 001: Reserved 010: 25 MHz ±40% 011: 16.7 MHz ±40% 100: 12.5 MHz ±40% 101: 10 MHz ±40% 110: 8.3 MHz ±40% 111: 6.3 MHz ±40%

ADD	ADD	Register Name	Bit(s)	R/W	Defa	Function	Description
	(hex)	l logiotor riamo	J.1.(0)	''''	ult		2 Social Param
(333)	(,				(bin)		www.DataSheet4U.cam
3	3	Des Features 2	7:5	R/W	000	EQ Gain	000: ~1.625 dB
							001: ~3.25 dB
							010: ~4.87 dB
							011: ~6.5 dB
							100: ~8.125 dB
							101: ~9.75 dB
							110: ~11.375 dB
							111: ~13 dB
			4	R/W	0	EQ Enable	0: EQ = disabled
							1: EQ = enabled
			3	R/W	0	Reserved	Reserved
			2:0	R/W	000	SSC	IF LFMODE = 0, then:
							000: SSCG OFF
							001: fdev = ±0.9%, fmod = CLK/2168
							010: fdev = ±1.2%, fmod = CLK/2168
							011: fdev = ±1.9%, fmod = CLK/2168
							100: fdev = ±2.3%, fmod = CLK/2168
							101: fdev = ±0.7%, fmod = CLK/1300
							110: fdev = ±1.3%, fmod = CLK/1300
							111: fdev = ±1.57%, fmod = CLK/1300
							IF LFMODE = 1, then:
							000: SSCG OFF
							001: fdev = ±0.7%, fmod = CLK/625
							010: fdev = ±1.3%, fmod = CLK/625
							011: fdev = ±1.8%, fmod = CLK/625
							100: fdev = ±2.2%, fmod = CLK/625
							101: $fdev = \pm 0.7\%$, $fmod = CLK/385$
							110: fdev = ±1.2%, fmod = CLK/385
							111: fdev = ±1.7%, fmod = CLK/385

Applications Information

DISPLAY APPLICATION

The DS99R124Q, in conjunction with the DS99R421Q or DS90UR241Q, is intended for interfacing between a host (graphics processor) and a Display. It supports an 18-bit color depth (RGB666) and up to WVGA display formats. In a RGB666 application, 18 color bits (R[5:0], G[5:0], B[5:0]), Pixel Clock (PCLK) and three control bits (VS, HS and DE) are supported across the serial link with PCLK rates from 5 to 43MHz

TYPICAL APPLICATION CONNECTION

Figure 23 shows a typical application of the DS99R124QQ Des in pin mode for a 43 MHz WVGA Display Application. The Level LVDS inputs utilize 100 nF coupling capacitors to the line and the Receiver provides internal termination. Bypass capacitors are placed near the power supply pins. Ferrite beads are placed on the power lines for effective noise suppression.




FIGURE 23. DS99R124Q Typical Connection Diagram — Pin Control

Power Up Requirements and PDB Pin

The VDD (V_{DDn}), V_{DDTX} and V_{DDIO} supply ramps should be faster than 1.5 ms with a monotonic rise. Supplies may power up in any order, however device operation should be initiated only after all supplies are in their valid operating ranges. The optional serial bus address selection is done upon power up also. Thus, if using this optional feature, the PDB signal must be delayed to allow time for the ID setting to occur. The delay maybe done by simply holding the PDB pin at a Low, or with an external RC delay based off the V_{DDIO} rail which would then need to lag the others in time. If the PDB pin is pulled to V_{DDIO}, it is recommended to use a 10 k Ω pull-up and a 22 uF cap to GND to delay the PDB input signal.

TRANSMISSION MEDIA

The Ser/Des chipset is intended to be used in a point-to-point configuration, through a PCB trace, or through twisted pair cable. The Ser and Des provide internal terminations providing a clean signaling environment. The interconnect for LVDS should present a differential impedance of 100 Ohms. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements.

LIVE LINK INSERTION

The Ser and Des devices support live pluggable applications. The automatic receiver lock to random data "plug & go" hot insertion capability allows the DS99R124Q to attain lock to the active data stream during a live insertion event.

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low fre-

quency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely-coupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the LLP style package is provided in National Application Note: AN-1187.


LVDS INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
 - S = space between the pair
 - -2S =space between pairs
 - 3S = space to LVCMOS signal
- · Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- · Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the National web site at: www.national.com/lvds

Physical Dimensions inches (millimeters) unless otherwise noted



48-pin LLP Package (7.0 mm x 7.0 mm x 0.8 mm, 0.5 mm pitch) NS Package Number SQA48A

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors www.national.com/tempsensors		SolarMagic™	www.national.com/solarmagic	
PLL/VCO www.national.com/wireless		PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor **Americas Technical** Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com