

9 Channel Bus LVDS Transceiver

General Description

The DS92LV090AEP is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of $\pm 1V$.

The receiver threshold is less than ± 100 mV over a $\pm 1V$ common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels. (See Applications Information Section for more details.)

ENHANCED PLASTIC

- Extended Temperature Performance of $-40^{\circ}C$ to $+85^{\circ}C$
- Baseline Control - Single Fab & Assembly Site
- Process Change Notification (PCN)
- Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard
- Enhanced Diminishing Manufacturing Sources (DMS) Support

Features

- Bus LVDS Signaling
- 3.2 nanosecond propagation delay max
- Chip to Chip skew $\pm 800ps$
- Low power CMOS design
- High Signaling Rate Capability (above 100 Mbps)
- 0.1V to 2.3V Common Mode Range for $V_{ID} = 200mV$
- ± 100 mV Receiver Sensitivity
- Supports open and terminated failsafe on port pins
- 3.3V operation
- Glitch free power up/down (Driver & Receiver disabled)
- Light Bus Loading (5 pF typical) per Bus LVDS load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product offered in 64 pin TQFP package
- High impedance Bus pins on power off ($V_{CC} = 0V$)
- Driver Channel to Channel skew (same device) 230ps typical
- Receiver Channel to Channel skew (same device) 370ps typical

Application

- Selected Military Applications
- Selected Avionics Applications

Ordering Information


PART NUMBER	VID PART NUMBER	NS PACKAGE NUMBER (Note 3)
DS92LV090ATVEP	V62/04741-01	VEH64A
(Notes 1, 2)	TBD	TBD

Note 1: For the following (Enhanced Plastic) version, check for availability: DS92LV090TVHXEP. Parts listed with an "X" are provided in Tape & Reel and parts without an "X" are in Rails.

Note 2: FOR ADDITIONAL ORDERING AND PRODUCT INFORMATION, PLEASE VISIT THE ENHANCED PLASTIC WEB SITE AT: www.national.com/mil


Note 3: Refer to package details under Physical Dimensions

Simplified Functional Diagram



20119501

Connection Diagram



20119502

Top View
See NS Package Number VEH064DB

Pin Descriptions

Pin Name	Pin #	Input/Output	Descriptions
DO+/RI+	27, 31, 35, 37, 41, 45, 47, 51, 55	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
DO-/RI-	26, 30, 34, 36, 40, 44, 46, 50, 54	I/O	Complimentary Bus LVDS Driver Outputs and Receiver Inputs.
D _{IN}	2, 6, 12, 18, 20, 22, 58, 60, 62	I	TTL Driver Input.
RO	3, 7, 13, 19, 21, 23, 59, 61, 63	O	TTL Receiver Output.
$\overline{\text{RE}}$	17	I	Receiver Enable TTL Input (Active Low).
DE	16	I	Driver Enable TTL Input (Active High).
GND	4, 5, 9, 14, 25, 56	Power	Ground for digital circuitry (must connect to GND on PC board). These pins connected internally.
V _{CC}	10, 15, 24, 57, 64	Power	V _{CC} for digital circuitry (must connect to V _{CC} on PC board). These pins connected internally.
AGND	28, 33, 43, 49, 53	Power	Ground for analog circuitry (must connect to GND on PC board). These pins connected internally.
AV _{CC}	29, 32, 42, 48, 52	Power	Analog V _{CC} (must connect to V _{CC} on PC board). These pins connected internally.
NC	1, 8, 11, 38, 39	N/A	Leave open circuit, do not connect.

Absolute Maximum Ratings (Notes 4, 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	4.0V
Enable Input Voltage (DE, \overline{RE})	-0.3V to ($V_{CC} + 0.3V$)
Driver Input Voltage (D_{IN})	-0.3V to ($V_{CC} + 0.3V$)
Receiver Output Voltage (R_{OUT})	-0.3V to ($V_{CC} + 0.3V$)
Bus Pin Voltage ($DO/RI\pm$)	-0.3V to +3.9V
ESD (HBM 1.5 k Ω , 100 pF)	>4.5 kV
Driver Short Circuit Duration	momentary
Receiver Short Circuit Duration	momentary
Maximum Package Power Dissipation at 25°C	
TQFP	1.74 W
Derate TQFP Package	13.9 mW/°C

θ_{ja}	71.7°C/W
θ_{jc}	10.9°C/W
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	3.0	3.6	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature	-40	+85	°C
Maximum Input Edge Rate (Note 9)(20% to 80%)			$\Delta t/\Delta V$
Data		1.0	ns/V
Control		3.0	ns/V

DC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 5, 6, 17)

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
V_{OD}	Output Differential Voltage	$R_L = 27\Omega$, Figure 1	DO+/RI+, DO-/RI-	240	300	460	mV
ΔV_{OD}	V_{OD} Magnitude Change					27	mV
V_{OS}	Offset Voltage			1.1	1.3	1.5	V
ΔV_{OS}	Offset Magnitude Change				5	10	mV
V_{OH}	Driver Output High Voltage	$R_L = 27\Omega$	R_{OUT}		1.4	1.65	V
V_{OL}	Driver Output Low Voltage	$R_L = 27\Omega$		0.95	1.1		V
I_{OSD}	Output Short Circuit Current (Note 13)	$V_{OD} = 0V$, DE = V_{CC} , Driver outputs shorted together			36	65	mA
V_{OH}	Voltage Output High (Note 14)	$V_{ID} = +300\text{ mV}$		$V_{CC}-0.2$			V
		Inputs Open		$V_{CC}-0.2$			V
		Inputs Terminated, $R_L = 27\Omega$		$V_{CC}-0.2$			V
V_{OL}	Voltage Output Low	$I_{OL} = 2.0\text{ mA}$, $V_{ID} = -300\text{ mV}$			0.05	0.075	V
I_{OD}	Receiver Output Dynamic Current (Note 13)	$V_{ID} = 300\text{ mV}$, $V_{OUT} = V_{CC}-1.0V$		-110	75		mA
		$V_{ID} = -300\text{ mV}$, $V_{OUT} = 1.0V$			75	110	mA
V_{TH}	Input Threshold High	DE = 0V, $V_{CM} = 1.5V$	DO+/RI+, DO-/RI-			+100	mV
V_{TL}	Input Threshold Low			-100			mV
V_{CMR}	Receiver Common Mode Range			$ V_{ID} /2$		$2.4 - V_{ID} /2$	V
I_{IN}	Input Current	DE = 0V, $\overline{RE} = 2.4V$, $V_{IN} = +2.4V$ or 0V	D_{IN} , DE, \overline{RE}	-20	± 1	+20	μA
		$V_{CC} = 0V$, $V_{IN} = +2.4V$ or 0V		-20	± 1	+20	μA
V_{IH}	Minimum Input High Voltage			2.0		V_{CC}	V
V_{IL}	Maximum Input Low Voltage			GND		0.8	V
I_{IH}	Input High Current	$V_{IN} = V_{CC}$ or 2.4V		-20	± 10	+20	μA
I_{IL}	Input Low Current	$V_{IN} = \text{GND}$ or 0.4V		-20	± 10	+20	μA
V_{CL}	Input Diode Clamp Voltage	$I_{CLAMP} = -18\text{ mA}$		-1.5	-0.8		V

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
I_{CCD}	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, $DE = \overline{RE} = V_{CC}$, $DIN = V_{CC}$ or GND	V_{CC}		55	80	mA
I_{CCR}	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V$, $V_{ID} = \pm 300mV$			73	80	mA
I_{CCZ}	Power Supply Current, Drivers and Receivers TRI- STATE®	$DE = 0V$; $\overline{RE} = V_{CC}$, $DIN = V_{CC}$ or GND			35	80	mA
I_{CC}	Power Supply Current, Drivers and Receivers Enabled	$DE = V_{CC}$; $\overline{RE} = 0V$, $DIN = V_{CC}$ or GND, $R_L = 27\Omega$			170	210	mA
I_{OFF}	Power Off Leakage Current	$V_{CC} = 0V$ or OPEN, D_{IN} , DE , $\overline{RE} = 0V$ or OPEN, $V_{APPLIED} = 3.6V$ (Port Pins)	DO+/RI+, DO-/RI-	-20		+20	μA
C_{OUTPUT}	Capacitance @ Bus Pins		DO+/RI+, DO-/RI-		5		pF
C_{OUTPUT}	Capacitance @ R_{OUT}		R_{OUT}		7		pF

AC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 9, 17)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIFFERENTIAL DRIVER TIMING REQUIREMENTS						
t _{PHLD}	Differential Prop. Delay High to Low (Note 11)	R _L = 27Ω, Figures 2, 3, C _L = 10 pF	0.6	1.4	2.2	ns
t _{PLHD}	Differential Prop. Delay Low to High (Note 11)		0.6	1.4	2.2	ns
t _{SKD1}	Differential Skew t _{PHLD} –t _{PLHD} (Note 12)			80		ps
t _{SKD2}	Chip to Chip Skew (Note 15)				1.6	ns
t _{SKD3}	Channel to Channel Skew (Note 16)			0.25	0.45	ns
t _{TLH}	Transition Time Low to High			0.6	1.2	ns
t _{THL}	Transition Time High to Low			0.5	1.2	ns
t _{PHZ}	Disable Time High to Z	R _L = 27Ω, Figures 4, 5, C _L = 10 pF		3	8	ns
t _{PLZ}	Disable Time Low to Z			3	8	ns
t _{PZH}	Enable Time Z to High			3	8	ns
t _{PZL}	Enable Time Z to Low			3	8	ns
DIFFERENTIAL RECEIVER TIMING REQUIREMENTS						
t _{PHLD}	Differential Prop. Delay High to Low (Note 11)	Figures 6, 7, C _L = 35 pF	1.6	2.4	3.2	ns
t _{PLHD}	Differential Prop Delay Low to High (Note 11)		1.6	2.4	3.2	ns
t _{SDK1}	Differential Skew t _{PHLD} –t _{PLHD} (Note 12)			80		ps
t _{SDK2}	Chip to Chip Skew (Note 15)				1.6	ns
t _{SDK3}	Channel to Channel Skew (Note 16)			0.35	0.60	ns
t _{TLH}	Transition Time Low to High			1.5	2.5	ns
t _{THL}	Transition Time High to Low			1.5	2.5	ns
t _{PHZ}	Disable Time High to Z	R _L = 500Ω, Figures 8, 9, C _L = 35 pF		4.5	10	ns
t _{PLZ}	Disable Time Low to Z			3.5	8	ns
t _{PZH}	Enable Time Z to High			3.5	8	ns
t _{PZL}	Enable Time Z to Low			3.5	8	ns

Note 4: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 5: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except V_{OD} , ΔV_{OD} and V_{ID} .

Note 6: All typicals are given for $V_{CC} = +3.3\text{V}$ and $T_A = +25^\circ\text{C}$, unless otherwise stated.

Note 7: ESD Rating: HBM (1.5 k Ω , 100 pF) > 4.5 kV EIAJ (0 Ω , 200 pF) > 300V.

Note 8: C_L includes probe and fixture capacitance.

Note 9: Generator waveforms for all tests unless otherwise specified: $f = 25\text{ MHz}$, $Z_O = 50\Omega$, $t_r = <1.0\text{ ns}$ (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.

Note 10: The DS92LV090AEP functions within datasheet specification when a resistive load is applied to the driver outputs.

Note 11: Propagation delays are guaranteed by design and characterization.

Note 12: t_{SKD1} $|t_{PHLD} - t_{PLHD}|$ is the worse case skew between any channel and any device over recommended operation conditions.

Note 13: Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.

Note 14: V_{OH} failsafe terminated test performed with 27Ω connected between RI+ and RI– inputs. No external voltage is applied.

Note 15: Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.

Note 16: Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device, either edge.

Note 17: "Testing and other quality control techniques are used to the extent deemed necessary to ensure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific PARAMETRIC testing, product performance is assured by characterization and/or design."

Applications Information

General application guidelines and hints may be found in the following application notes: AN-808, AN-903, AN-971, AN-977, and AN-1108.

There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
 - Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
 - Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Two or three high frequency, multi-layer ceramic (MLC) surface mount (0.1 μ F, 0.01 μ F, 0.001 μ F) in parallel should be used between each V_{CC} and ground. The capacitors should be as close as possible to the V_{CC} pin. Multiple vias should be used to connect V_{CC} and Ground planes to the pads of the by-pass capacitors. In addition, randomly distributed by-pass capacitors should be used.
 - Use the termination resistor which best matches the differential impedance of your transmission line.
 - Leave unused Bus LVDS receiver inputs open (floating). Limit traces on unused inputs to <0.5 inches.
 - Isolate TTL signals from Bus LVDS signals
- MEDIA (CONNECTOR or BACKPLANE) SELECTION:**
- Use controlled impedance media. The backplane and connectors should have a matched differential impedance.

TABLE 1. Functional Table

MODE SELECTED	DE	\overline{RE}
DRIVER MODE	H	H
RECEIVER MODE	L	L
TRI-STATE MODE	L	H
LOOP BACK MODE	H	L

TABLE 2. Transmitter Mode

INPUTS		OUTPUTS	
DE	D_{IN}	DO+	DO-
H	L	L	H
H	H	H	L
H	$0.8V < D_{IN} < 2.0V$	X	X
L	X	Z	Z

TABLE 3. Receiver Mode

INPUTS		OUTPUT
\overline{RE}	(RI+) – (RI–)	
L	L (< –100 mV)	L
L	H (> +100 mV)	H
L	$-100 \text{ mV} < V_{ID} < +100 \text{ mV}$	X
H	X	Z

X = High or Low logic state
 L = Low state
 Z = High impedance state
 H = High state

Test Circuits and Timing Waveforms




FIGURE 1. Differential Driver DC Test Circuit






FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit




20119505

FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms




20119506

FIGURE 4. Driver TRI-STATE Delay Test Circuit




20119507

FIGURE 5. Driver TRI-STATE Delay Waveforms




20119508

FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit




20119509

FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms



20119510


FIGURE 8. Receiver TRI-STATE Delay Test Circuit



20119511


FIGURE 9. Receiver TRI-STATE Delay Waveforms

Typical Bus Application Configurations



Bi-Directional Half-Duplex Point-to-Point Applications

20119512





Multi-Point Bus Applications

20119513

Physical Dimensions

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

VEH64A (Rev C)

64-Lead Molded TQFP Package
NS Package Number VEH064DBAII

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



www.national.com

**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated