# DS90LV110AT 1 to 10 LVDS Data/Clock Distributor with Failsafe

## **General Description**

DS90LV110A is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality. It can also be used for clock distribution up to 200MHz.

The DS90LV110A accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

The LVDS outputs can be put into TRI-STATE® by use of the enable pin.

For more details, please refer to the Application Information section of this datasheet.

## **Features**


- Low jitter 400 Mbps fully differential data path
- 145 ps (typ) of pk-pk jitter with PRBS = 2<sup>23</sup>–1 data pattern at 400 Mbps
- Single +3.3 V Supply
- Balanced output impedance
- Output channel-to-channel skew is 35ps (typ)
- Differential output voltage (V<sub>OD</sub>) is 320mV (typ) with 100Ω termination load.
- LVDS receiver inputs accept LVPECL signals
- LVDS input failsafe
- Fast propagation delay of 2.8 ns (typ)
- Receiver open, shorted, and terminated input failsafe
- 28 lead TSSOP package
- Conforms to ANSI/TIA/EIA-644 LVDS standard

## **Connection Diagram**

#### 28 OUT3+ OUT2-27 OUT3-OUT1+ -26 OUT4+ OUT1-25 - OUT4-FΝ 5 24 OUT5+ vss -23 - OUT5-6 22 IN+ -- VDD IN- -21 VSS VSS -20 - OUT6+ VDD -10 19 OUT6-- OUT7+ 11 18 OUT10+ -OUT10- -17 OUT7-OUT9+ 13 16 OUT8+ OUT9- -· OUT8-15

Order Number DS90LV110ATMT See NS Package Number MTC28

## **Block Diagram**



20098201

TRI-STATE® is a registered trademark of National Semiconductor Corporation

20098205

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>DD</sub>-V<sub>SS</sub>) -0.3V to +4V LVCMOS/LVTTL Input Voltage (EN) -0.3V to (V<sub>CC</sub> + 0.3V) LVDS Receiver Input Voltage (IN+, IN-) -0.3V to +4V LVDS Driver Output Voltage

(OUT+, OUT-) -0.3V to +4V

Junction Temperature +150°C

Storage Temperature Range -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C
Maximum Package Power Dissipation at 25°C

28L TSSOP 2.115 W

Package Derating

28L TSSOP W16.9 mW/°C above +25°C

 $\theta_{JA}$ 

(4-Layer, 2 oz. Cu, JEDEC)

28L TSSOP 59.1 °C/Watt

ESD Rating:

(HBM, 1.5kΩ, 100pF) > 8 kV(EIAJ, 0Ω, 200pF) > 250 V

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	3.0	3.3	3.6	V
Receiver Input Voltage	0		$V_{DD}$	V
Operating Free Air Temperature	-40	+25	+85	$^{\circ}C$

## **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS/L	VTTL DC SPECIFICATIONS (EN)					
V <sub>IH</sub>	High Level Input Voltage		2.0		$V_{DD}$	V
$V_{IL}$	Low Level Input Voltage	w Level Input Voltage			0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = 3.6V \text{ or } 2.0V; V_{DD} = 3.6V$		±7	±20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{IN} = 0V \text{ or } 0.8V; V_{DD} = 3.6V$		±7	±20	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$		-0.8	-1.5	V
LVDS OUT	PUT DC SPECIFICATIONS (OUT1, O	UT2, OUT3, OUT4, OUT5, OUT6, OUT7, O	UT8, OUT9,	OUT10)		
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$	250	320	450	mV
		$R_L = 100\Omega, V_{DD} = 3.3V, T_A = 25^{\circ}C$	260	320	425	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> between Complimentary Output States				35	lmVl
V <sub>OS</sub>	Offset Voltage (Note 3)		1.125	1.25	1.375	٧
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between Complimentary Output States				35	lmVl
l <sub>oz</sub>	Output TRI-STATE Current	EN = 0V,		±1	±10	μΑ
		$V_{OUT} = V_{DD}$ or GND				
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{DD} = 0V$ ; $V_{OUT} = 3.6V$ or GND		±1	±10	μΑ
I <sub>SA</sub> ,I <sub>SB</sub>	Output Short Circuit Current	$V_{OUT+}$ OR $V_{OUT-} = 0V$ or $V_{DD}$		12	24	lmAl
I <sub>SAB</sub>	Both Outputs Shorted (Note 4)	$V_{OUT+} = V_{OUT-}$		6	12	lmAl
LVDS REC	EIVER DC SPECIFICATIONS (IN)					
$V_{TH}$	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } +1.2V \text{ or } +3.25V,$		0	+100	mV
$V_{TL}$	Differential Input Low Threshold	$V_{DD} = 3.3V$	-100	0		mV
$V_{CMR}$	Common Mode Voltage Range	$V_{ID} = 100 \text{mV}, V_{DD} = 3.3 \text{V}$	0.05		3.25	V
I <sub>IN</sub>	Input Current	$V_{IN} = +3.0V, V_{DD} = 3.6V \text{ or } 0V$		±1	±10	μΑ
		$V_{IN} = 0V, V_{DD} = 3.6V \text{ or } 0V$		±1	±10	μΑ

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY C	URRENT			VVVVV	.Dalasne	#E14U.CO
I <sub>CCD</sub>	Total Supply Current	$R_L = 100\Omega$ , $C_L = 5 pF$ , 200 MHz,		125	160	mA
		EN = High				
		No Load, 200 MHz, EN = High		80	125	mA
I <sub>CCZ</sub>	TRI-STATE Supply Current	EN = Low		15	29	mA

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All typical are given for  $V_{CC}$  = +3.3V and  $T_A$  = +25°C, unless otherwise stated.

Note 3:  $V_{OS}$  is defined as  $(V_{OH} + V_{OL}) / 2$ .

Note 4: Only one output can be shorted at a time. Don't exceed the package absolute maximum rating.

## **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T <sub>LHT</sub>	Output Low-to-High Transition Time, 20% to 80%, Figure 4 (Note 5)			390	550	ps
T <sub>HLT</sub>	Output High-to-Low Transition Time, 80% to 20%, Figure 4 (Note 5)			390	550	ps
T <sub>DJ</sub>	LVDS Data Jitter, Deterministic (Peak-to- Peak) (Note 6)			145		ps
T <sub>RJ</sub>	LVDS Clock Jitter, Random (Note 6)	V <sub>ID</sub> = 300mV; V <sub>CM</sub> = 1.2V at 200 MHz clock		2.8		ps
T <sub>PLHD</sub>	Propagation Low to High Delay, Figure 5		2.2	2.8	3.6	ns
T <sub>PHLD</sub>	Propagation High to Low Delay, Figure 5		2.2	2.8	3.9	ns
T <sub>SKEW</sub>	Pulse Skew IT <sub>PLHD</sub> - T <sub>PHLD</sub> I (Note 5)			20	340	ps
T <sub>CCS</sub>	Output Channel-to-Channel Skew, Figure 6 (Note 5)			35	91	ps
T <sub>PHZ</sub>	Disable Time (Active to TRI-STATE) High to Z, Figure 1			3.0	6.0	ns
T <sub>PLZ</sub>	Disable Time (Active to TRI-STATE) Low to Z, Figure 1			1.8	6.0	ns
T <sub>PZH</sub>	Enable Time (TRI-STATE to Active) Z to High, Figure 1			10.0	23.0	ns
T <sub>PZL</sub>	Enable Time (TRI-STATE to Active) Z to Low, Figure 1			7.0	23.0	ns

Note 5: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage and temperature) range.

**Note 6:** The measurement used the following equipment and test setup: HP8133A pattern/pulse generator), 5 feet of RG-142 cable with DUT test board and HP83480A (digital scope mainframe) with HP83484A (50GHz scope module). The HP8133A with the RG-142 cable exhibit a  $T_{DJ}$  = 26ps and  $T_{RJ}$  = 1.3 ps

# **AC Timing Diagrams**

www.DataSheet4U.com




FIGURE 1. Output active to TRI-STATE and TRI-STATE to active output time




FIGURE 2. LVDS Driver TRI-STATE Circuit




FIGURE 3. LVDS Output Load




FIGURE 4. LVDS Output Transition Time

www.DataSheet4U.com




FIGURE 5. Propagation Delay Low-to-High and High-to-Low




FIGURE 6. Output 1 to 10 Channel-to-Channel Skew

## **DS90LV110A Pin Descriptions**

Pin Name	# of Pin	Input/Output	Description
IN+	1	I	Non-inverting LVDS input
IN -	1	I	Inverting LVDS input
OUT+	10	0	Non-inverting LVDS Output
OUT -	10	0	Inverting LVDS Output
EN	1	I	This pin has an internal pull-down when left open. A logic low on the Enable puts all the LVDS outputs into TRI-STATE and reduces the supply current.
V <sub>SS</sub>	3	Р	Ground (all ground pins must be tied to the same supply)
V <sub>DD</sub>	2	Р	Power Supply (all power pins must be tied to the same supply)

## **Application Information**

#### **INPUT FAIL-SAFE**

The receiver inputs of the DS90LV110A have internal fail-safe biasing for short, open, and teminated input conditions.

#### LVDS INPUTS TERMINATION

The LVDS Receiver input must have a  $100\Omega$  termination resistor placed as close as possible across the input pins.

#### **UNUSED CONTROL INPUTS**

The EN control input pin has internal pull down device. If left open, the 10 outputs will default to TRI-STATE.

#### **EXPANDING THE NUMBER OF OUTPUT PORTS**

To expand the number of output ports, more than one DS90LV110A can be used. Total propagation delay through the devices should be considered to determine the maximum expansion. Adding more devices will increase the output jitter due to each pass.

### **PCB LAYOUT AND POWER SYSTEM BYPASS**

Circuit board layout and stack-up for the DS90LV110A should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the

value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range 0.01  $\mu\text{F}$  to 0.1  $\mu\text{F}$ . Tantalum capacitors may be in the range 2.2  $\mu\text{F}$  to 10  $\mu\text{F}$ . Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the DS90LV110A as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.


The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity on signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

There are more common practices which should be followed when designing PCBs for LVDS signaling. Please see Application Note: AN-1108 for additional information.

#### **INPUT INTERFACING**


The DS90LV110A accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the DS90LV110A can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers.



Typical LVDS Driver DC-Coupled Interface to DS90LV110A Input

CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to DS90LV110A Input

LVPECL Driver

OUT+

100Ω Differential T-Line

IN+

100Ω

IN
DS90LV110A

Receiver


Typical LVPECL Driver DC-Coupled Interface to DS90LV110A Input

20098243

#### **OUTPUT INTERFACING**

The DS90LV110A outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers


and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.



Typical DS90LV110A Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


## **Multi-Drop Applications**

www.DataSheet4U.com



20098202

# **Point-to-Point Distribution Applications**




For applications operating at data rate greater than 400Mbps, a point-to-point distribution application should be used. This improves signal quality compared to multi-drop applications due to no stub PCB trace loading. The only load is a receiver

at the far end of the transmission line. Point-to-point distribution applications will have a wider LVDS bus lines, but data rate can increase well above 400Mbps due to the improved signal quality.


# **Typical Performance Characteristics**

## Output Voltage ( $V_{OD}$ ) vs. Resistive Load ( $R_L$ )




20098211


## Peak-to-Peak Output Jitter at $V_{CM} = +1.2V \text{ vs. VID}$



### Peak-to-Peak Output Jitter at $V_{CM} = +0.4V \text{ vs. VID}$




Peak-to-Peak Output Jitter at  $V_{CM} = +2.9V$  vs. VID



20098214

# Physical Dimensions inches (millimeters) unless otherwise noted

www.DataSheet4U.co



NS Package Number MTC28 Order Number DS90LV110ATMT (Rail quantity of 48) DS90LV110ATMTX (2500 piece Tape and Reel) **Notes** 

www.DataSheet4U.com

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com