

# DS90LV004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis


## **General Description**


The DS90LV004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable pre-emphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on National's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs are internally terminated with a  $100\Omega$  resistor to improve performance and minimize board space. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.

#### **Features**

- 1.5 Gbps data rate per channel
- Configurable pre-emphasis drives lossy backplanes and cables
- Low output skew and jitter
- Hot plug protection
- LVDS/CML/LVPECL compatible input, LVDS output
- On-chip 100Ω input and output termination
- 15 kV ESD protection on LVDS inputs and outputs
- Single 3.3V supply
- Very low power consumption
- Industrial -40 to +85°C temperature range
- Small TQFP Package Footprint
- Evaluation Kit Available
- See SCAN90004 for JTAG-enabled version

# **Typical Application**





**TQFP Pinout - Top View** 

20146602

# **Pin Descriptions**

www.DataSheet4U.com

Pin	Pin TQFP Pin						
Name	Number	I/O, Type	Description				
	NTIAL INPUTS		1				
INO+	13	I, LVDS	Channel 0 inverting and non-inverting differential inputs.				
INO-	14	., 2750	To harmon of involving and non-involving amoronical inputs.				
IN1+	15	I, LVDS	Channel 1 inverting and non-inverting differential inputs.				
IN1-	16	, -	3 · · · · · · · · · · · · · · · · · · ·				
IN2+	19	I, LVDS	Channel 2 inverting and non-inverting differential inputs.				
IN2-	20						
IN3+	21	I, LVDS	Channel 3 inverting and non-inverting differential inputs.				
IN3-	22						
DIFFERE	NTIAL OUTPUTS						
OUT0+	48	O, LVDS	Channel 0 inverting and non-inverting differential outputs. (Note 1)				
OUT0-	47						
OUT1+	46	O, LVDS	Channel 1 inverting and non-inverting differential outputs. (Note 1)				
OUT1-	45						
OUT2+	42	O, LVDS	Channel 2 inverting and non-inverting differential outputs. (Note 1)				
OUT2-	41						
OUT3+	40	O, LVDS	Channel 3 inverting and non-inverting differential outputs. (Note 1)				
OUT3-	39						
	CONTROL INTERFACE						
PWDN	12	I, LVTTL	A logic low at PWDN activates the hardware power down mode.				
PEM0	1	I, LVTTL	Pre-emphasis Control Inputs (affects all Channels)				
PEM1	2						
POWER							
V <sub>DD</sub>	3, 4, 5, 7, 10, 11, 27, 28, 29, 32,	I, Power	$V_{DD} = 3.3V, \pm 5\%$				
	33, 34						
GND	8, 9, 17, 18, 23, 24, 25, 26, 37,	I, Power	Ground reference for LVDS and CMOS circuitry.				
	38, 43, 44						
N/C	6, 30, 31, 35, 36		No Connect				

Note 1: The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the DS90LV004 device have been optimized for point-to-point backplane and cable applications.

# **Absolute Maximum Ratings** (Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{DD}$)} & -0.3\mbox{V to } +4.0\mbox{V} \\ \mbox{CMOS Input Voltage} & -0.3\mbox{V to } (\mbox{V}_{DD} +0.3\mbox{V}) \end{array}$ 

LVDS Receiver Input Voltage (Note

-0.3V to  $(V_{DD}+0.3V)$ 

LVDS Driver Output Voltage -0.3V to (V<sub>DD</sub>+0.3V) LVDS Output Short Circuit Current -90 mA

Junction Temperature +150°C

Storage Temperature -65°C to +150°C

Lead Temperature (Solder, 4sec) 260°C

Max Pkg Power Capacity @ 25°C 1.64W

Thermal Resistance ( $\theta_{JA}$ ) 76°C/W Package Derating above +25°C 13.2mW/°C

ESD Last Passing Voltage

HBM, 1.5kΩ, 100pF 15 kV

EIAJ,  $0\Omega$ , 200pF 250V Charged Device Model www.DataSheet4U.com 1000V

# Recommended Operating Conditions

Operating Temperature (T<sub>A</sub>)

Industrial -40°C to +85°C

**Note 2:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of products outside of recommended operation conditions.

**Note 3:** V<sub>ID</sub> max < 2.4V

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
LVTTL DO	SPECIFICATIONS (PWDN, PEN	10, PEM1)				
V <sub>IH</sub>	High Level Input Voltage		2.0		$V_{DD}$	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μA
I <sub>IL</sub>	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μA
C <sub>IN1</sub>	Input Capacitance	Any Digital Input Pin to V <sub>SS</sub>		3.5		pF
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$	-1.5	-0.8		V
LVDS INP	UT DC SPECIFICATIONS (INn±)		_			
V <sub>TH</sub>	Differential Input High Threshold (Note 5)	$V_{CM} = 0.8V \text{ to } 3.4V,$ $V_{DD} = 3.45V$		0	100	mV
V <sub>TL</sub>	Differential Input Low Threshold (Note 5)	$V_{CM} = 0.8V \text{ to } 3.4V,$ $V_{DD} = 3.45V$	-100	0		mV
V <sub>ID</sub>	Differential Input Voltage	$V_{CM} = 0.8V \text{ to } 3.4V, V_{DD} = 3.45V$	100		2400	mV
V <sub>CMR</sub>	Common Mode Voltage Range	$V_{ID} = 150 \text{ mV}, V_{DD} = 3.45 \text{V}$	0.05		3.40	V
C <sub>IN2</sub>	Input Capacitance	IN+ or IN- to V <sub>SS</sub>		3.5		pF
I <sub>IN</sub>	Input Current	$V_{IN} = 3.45V, V_{DD} = V_{DDMAX}$	-10		+10	μA
		$V_{IN} = 0V, V_{DD} = V_{DDMAX}$	-10		+10	μA

Symbol	Parameter	Conditions	Min	Typ (Note 4)	v. <b>DMax</b> sh	e <b>Units</b>
LVDS OU	TPUT DC SPECIFICATIONS (OU	Tn±)		, , ,		
V <sub>OD</sub>	Differential Output Voltage, 0% Pre-emphasis (Note 5)	$R_L$ = 100 $\Omega$ external resistor between OUT+ and OUT-	250	500	600	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Complementary States		-35		35	mV
V <sub>os</sub>	Offset Voltage (Note 6)		1.05	1.18	1.475	٧
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between Complementary States		-35		35	mV
I <sub>os</sub>	Output Short Circuit Current	OUT+ or OUT- Short to GND		-60	-90	mA
C <sub>OUT2</sub>	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE		5.5		pF
SUPPLY	CURRENT (Static)					
I <sub>cc</sub>	Supply Current	All inputs and outputs enabled and active, terminated with differential load of $100\Omega$ between OUT+ and OUT-, 0% pre-emphasis		117	140	mA
I <sub>CCZ</sub>	Supply Current - Power Down Mode	PWDN = L, 0% pre-emphasis		2.7	6	mA
SWITCHII	NG CHARACTERISTICS—LVDS	OUTPUTS				
t <sub>LHT</sub>	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mbps, measure between 20% and 80% of V <sub>OD</sub> . (Note		210	300	ps
t <sub>HLT</sub>	Differential High to Low Transition Time	11)		210	300	ps
t <sub>PLHD</sub>	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mbps, measure at 50% V <sub>OD</sub> between input to output.		2.0	3.2	ns
t <sub>PHLD</sub>	Differential High to Low Propagation Delay			2.0	3.2	ns
t <sub>SKD1</sub>	Pulse Skew	It <sub>PLHD</sub> -t <sub>PHLD</sub> I (Note 11)		25	80	ps
t <sub>skcc</sub>	Output Channel to Channel Skew	Difference in propagation delay (t <sub>PLHD</sub> or t <sub>PHLD</sub> ) among all output channels. (Note 11)		50	125	ps
t <sub>SKP</sub>	Part to Part Skew	Common Edge, parts at same temp and $V_{CC}$ (Note 11)			1.1	ns
t <sub>JIT</sub>	Jitter (0% Pre-emphasis)	RJ - Alternating 1 and 0 at 750 MHz (Note 8)		1.1	1.5	psrms
	(Note 7)	DJ - K28.5 Pattern, 1.5 Gbps (Note 9)		43	62	psp-p
		TJ - PRBS 2 <sup>23</sup> -1 Pattern, 1.5 Gbps (Note 10)		35	85	psp-p
t <sub>ON</sub>	LVDS Output Enable Time	Time from PWDN to OUT± change from TRI-STATE to active.			300	ns
t <sub>OFF</sub>	LVDS Output Disable Time	Time from PWDN to OUT± change from active to TRI-STATE.			12	ns

Note 4: Typical parameters are measured at V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 25°C. They are for reference purposes, and are not production-tested.

 $\textbf{Note 5:} \ \, \textbf{Differential output voltage V}_{\text{ID}} \ \, \textbf{is defined as ABS}(\text{OUT+-OUT-}). \ \, \textbf{Differential input voltage V}_{\text{ID}} \ \, \textbf{is defined as ABS}(\text{IN+-IN-}).$ 

 $\textbf{Note 6:} \ \text{Output offset voltage V}_{\text{OS}} \ \text{is defined as the average of the LVDS single-ended output voltages at logic high and logic low states}.$ 

Note 7: Jitter is not production tested, but guaranteed through characterization on a sample basis.

Note 8: Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage =  $V_{ID}$  = 500mV, 50% duty cycle at 750MHz,  $t_r = t_f$  = 50ps (20% to 80%).

**Note 9:** Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage =  $V_{ID}$  = 500mV, K28.5 pattern at 1.5 Gbps,  $t_r = t_f = 50ps$  (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 110000101).

Note 10: Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture Jitter has been subtracted. The input voltage =  $V_{ID}$  = 500mV,  $2^{23}$ -1 PRBS pattern at 1.5 Gbps,  $t_r = t_f$  = 50ps (20% to 80%).

Note 11: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

# **Feature Descriptions**

#### **INTERNAL TERMINATIONS**

The DS90LV004 has integrated termination resistors on both the input and outputs. The inputs have a  $100\Omega$  resistor across the differential pair, placing the receiver termination as close as possible to the input stage of the device. The LVDS outputs also contain an integrated  $100\Omega$  ohm termination resistor, this resistor is used to reduce the effects of Near End Crosstalk (NEXT) and does not take the place of the 100 ohm termination at the inputs to the receiving device. The integrated terminations improve signal integrity and decrease the external component count resulting in space savings.

#### **OUTPUT CHARACTERISTICS**

The output characteristics of the DS90LV004 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

#### **POWERDOWN MODE**

The PWDN input activates a hardware powerdown mode. When the powerdown mode is active (PWDN=L), all input and output buffers and internal bias circuitry are powered off and disabled. Outputs are tri-stated in powerdown mode. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics

#### **PRE-EMPHASIS**

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. Two pins are used to select the pre-emphasis level for all outputs: off, low, medium, or high.

#### **Pre-emphasis Control Selection Table**

PEM1	PEM0	Pre-Emphasis
0	0	Off
0	1	Low
1	0	Medium
1	1	High


#### INPUT FAILSAFE BIASING

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to  $V_{\rm DD}$  thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the  $5 {\rm k}\Omega$  to  $15 {\rm k}\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194 "Failsafe Biasing of LVDS Interfaces" for more information.

#### **INPUT INTERFACING**


The DS90LV004 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the DS90LV004 can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS90LV004 inputs are internally terminated with a  $100\Omega$  resistor.




Typical LVDS Driver DC-Coupled Interface to DS90LV004 Input 20146631

#### CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to DS90LV004 Input




Typical LVPECL Driver DC-Coupled Interface to DS90LV004 Input

#### **OUTPUT INTERFACING**

The DS90LV004 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers

and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS90LV004 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


# **Typical Performance Characteristics**

www.DataSheet4U.cor

#### Power Supply Current vs. Bit Data Rate




#### Total Jitter (T<sub>.I</sub>) vs. Bit Data Rate



Dynamic power supply current was measured while running a clock or PRBSTotal Jitter measured at 0V differential while running a PRBS  $2^{23}$ -1 pattern with  $2^{23}$ -1 pattern with all 4 channels active.  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$ ,  $V_{ID} = 0.5V$ , a single channel active.  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$ ,  $V_{ID} = 0.5V$ ,  $V_{ID} = 0.$ 

20146641


#### Total Jitter (T<sub>J</sub>) vs. Temperature




004.400.40

Total Jitter measured at 0V differential while running a PRBS 2<sup>23</sup>-1 pattern with a single channel active.  $V_{CC}$  = 3.3V,  $V_{ID}$  = 0.5V,  $V_{CM}$  = 1.2V, 1.5 Gbps data rate, 0% Pre-emphasis

#### Positive Edge Transition vs. Pre-emphasis Level





48-TQFP
NS Package Number VBC48a
Order Number DS90LV004TVS (250 piece Tray)

Notes	www.DataSheet4U.com	ì

**Notes** 

www.DataSheet4U.com

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560