

DS90CR561/DS90CR562

OBSOLETE

September 22, 2011

LVDS 18-Bit Color Flat Panel Display (FPD) Link

General Description


The DS90CR561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR562 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 105 Megabytes per second. These devices are offered with rising edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features


- Up to 105 Megabyte/sec bandwidth
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power-down mode
- PLL requires no external components
- Low profile 48-lead TSSOF package
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard

Block Diagrams




See NS Package Number MTD48

Order Number DS90CR562MTD See NS Package Number MTD48



TRI-STATE® is a registered trademark of National Semiconductor Corporation.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{Supply Voltage (V_{CC})} & -0.3$V to +6$V \\ \text{CMOS/TTL Input Voltage} & -0.3$V to ($V_{CC}$ + 0.3$V) \\ \text{CMOS/TTL Ouput Voltage} & -0.3$V to ($V_{CC}$ + 0.3$V) \\ \text{LVDS Receiver Input} & -0.3$V to ($V_{CC}$ + 0.3$V) \\ \end{array}$

Voltage -0.3V to $(V_{CC} + 0.3V)$

LVDS Receiver Input

Voltage -0.3V to $(V_{CC} + 0.3V)$

LVDS Output Short Circuit

Duration continuous

Junction Temperature +150°C

Storage Temperature

Range -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Power Dissipation @ +25°C

MTD48 (TSSOP) Package:

DS90CR561 1.98W DS90CR562 1.89W

Package Derating:

DS90CR561 16 mW/°C above +25°C DS90CR562 15 mW/°C above +25°C This device does not meet 2000V ESD rating (*Note 4*)

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	4.5	5.0	5.5	V
Operating Free Air Temperature				
(T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V_{CC})			100	mV_{P-P}

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter Parameter	Conditions		Min	Тур	Max	Units
CMOS/	TTL DC SPECIFICATIONS						
V_{IH}	High Level Input Voltage	nput Voltage					V
V _{IL}	Low Level Input Voltage			GND		V _{CC}	٧
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		3.8	4.9		٧
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.1	0.3	٧
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = V_{CC}$, GND, 2.5V or 0.4V			±5.1	±10	μA
I _{os}	Output Short Circuit Current	$V_{OUT} = 0V$				-120	mA
LVDS D	PRIVER DC SPECIFICATIONS						
V _{OD}	Differential Output Voltage	$R_{\perp} = 100\Omega$		250	290	450	mV
ΔV_{OD}	Change in V _{OD} between					35	mV
	Complimentary Output States						
V _{CM}	Common Mode Voltage			1.1	1.25	1.375	٧
ΔV_{CM}	Change in V _{CM} between					35	mV
	Complimentary Output States						
V _{OH}	High Level Output Voltage				1.3	1.6	V
V _{OL}	Low Level Output Voltage			0.9	1.01		٧
I _{os}	Output Short Circuit Current	$V_{OUT} = OV, R_L = 100\Omega$			-2.9	-5	mA
I _{OZ}	Output TRI-STATE® Current	Power Down = 0V, V _{OUT} = 0V or V _{CC}			±1	±10	μA
LVDS R	RECEIVER DC SPECIFICATIONS	•					
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V _{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	V _{IN} = +2.4V	V _{CC} = 5.5V			±10	μΑ
		V _{IN} = 0V				±10	μA
TRANS	MITTER SUPPLY CURRENT		•	· ·			
I _{CCTW}	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		34	51	mA
	Worst Case	Worst Case Pattern (Figures 1, 3) f = 37.5 MHz			36	53	mA
I _{CCTG}	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		27	47	mA
	16 Grayscale	Grayscale Pattern (Figures 2, 3)	f = 37.5 MHz		28	48	mA

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
I _{CCTZ}	Transmitter Supply Current,	Power Down = Low	Power Down = Low			25	μA
	Power Down						
RECEIV	ER SUPPLY CURRENT						
I _{CCRW}	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		55	75	mA
	Worst Case	Worst Case Pattern (Figures 1, 4)	f = 37.5 MHz		60	80	mA
I _{CCRG}	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		35	55	mA
	16 Grayscale 16 Grayscale Pattern (Figures 2, 4)				37	58	mA
I _{CCRZ}	Receiver Supply Current,	Power Down = Low			1	10	μA
	Power Down						

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 5.0V and T_A = +25°C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: ESD Rating: HBM (1.5 k Ω , 100 pF)

PLL V $_{CC} \ge 1000V$ All other pins $\ge 2000V$ EIAJ $(0\Omega, 200 \text{ pF}) \ge 150V$

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 3)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 5)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note 5) (Figure 6)				350	ps
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 17)	Fransmitter Output Pulse Position for Bit 0 (Figure 17) f = 20 MHz				ps
TPPos1	Transmitter Output Pulse Position for Bit 1		6.3	7.2	7.5	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		12.8	13.6	14.6	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		20	20.8	21.5	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		27.2	28	28.5	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		34.5	35.2	35.6	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		42.2	42.6	42.9	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 17)	-100	100	300	ps	
TPPos1	Transmitter Output Pulse Position for Bit 1		2.9	3.3	3.9	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.1	6.6	7.1	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		9.7	10.2	10.7	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13	13.5	14.1	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		17	17.4	17.8	ns
TPPos6	Transmitter Output Pulse Position for Bit 6			20.8	21.4	ns
TCIP	TxCLK IN Period (Figure 7)	,	25	Т	50	ns
TCIH	TxCLK IN High Time (Figure 7)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 7)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 7)	f = 20 MHz	14			ns
		f = 40 MHz	8			ns
THTC	TxIN Hold to TxCLK IN (Figure 7)	2.5	2		ns	
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C,				9.7	ns
	V _{CC} = 5.0V (<i>Figure 9</i>)					
TPLLS	Transmitter Phase Lock Loop Set (Figure 11)				10	ms
TPDD	Transmitter Powerdown Delay (Figure 15)				100	ns

Note 5: This limit based on bench characterization.

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter		Min	Тур	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figu		3.5	6.5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figu	re 4)		2.7	6.5	ns
RCOP	RxCLK OUT Period (Figure 8)		25	Т	50	ns
RSKM	Receiver Skew Margin (Note 6)	f = 20 MHz	1.1			ns
	V _{CC} = 5V, T _A = 25°C (<i>Figure 18</i>)	f = 40 MHz	700			ps
RCOH	RxCLK OUT High Time (Figure 8)	f = 20 MHz	19			ns
		6			ns	
RCOL	RxCLK OUT Low Time (Figure 8)	f = 20 MHz	21.5			ns
		f = 40 MHz	10.5			ns
RSRC	RxCLK Setup to RxCLK OUT (Figure 8)	f = 20 MHz	14			ns
		f = 40 MHz	4.5			ns
RHRC	RxCLK Hold to RxCLK OUT (Figure 8)	f = 20 MHz	16			ns
		f = 40 MHz	6			ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C,		7.6	7	11.9	ns
	V _{CC} = 5.0V (<i>Figure 10</i>)					
RPLLS	Receiver Phase Lock Loop Set (Figure 12)				10	ms
RPDD	Receiver Powerdown Delay (Figure 16)				1	μs

Note 6: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account for transmitter output skew (TCCS) and the setup and hold time (internal data sampling window), allowing LVDS cable skew dependant on the type/length and source clock (TxCLK IN) jitter. RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle).

AC Timing Diagrams





FIGURE 1. "Worst Case" Test Pattern



Note 7: The worst case test pattern produces a maximum toggling of device digital circuitry, LVDS I/O and TTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 9: Figure 1 and Figure 2 show a rising edge data strobe (TxCLK IN/RxCLK OUT)

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.

FIGURE 2. "16 Grayscale" Test Pattern (Note 7, Note 8, Note 9, Note 10)




FIGURE 3. DS90CR561 (Transmitter) LVDS Output Load and Transition Timing




FIGURE 4. DS90CR562 (Receiver) CMOS/TTL Output Load and Transition Timing





FIGURE 5. DS90CR561 (Transmitter) Input Clock Transition Time



Measurements at Vdiff = 0V
TCCS measured between earliest and latest initial LVDS edges.
TxCLK OUT Differential High→Low Edge for DS90CF561
TxCLK OUT Differential Low→High Edge for DS90CR561

FIGURE 6. DS90CR561 (Transmitter) Channel-to-Channel Skew and Pulse Width




FIGURE 7. DS90CR561 Setup/Hold and High/Low Times




FIGURE 8. DS90CR562 Setup/Hold and High/Low Times



FIGURE 9. DS90CR561 (Transmitter) Clock In to Clock Out Delay




FIGURE 10. DS90CR562 (Receiver) Clock In to Clock Out Delay




FIGURE 11. DS90CR561 (Transmitter) Phase Lock Loop Set Time




FIGURE 12. DS90CR562 (Receiver) Phase Lock Loop Set Time




FIGURE 13. Seven Bits of LVDS in One Clock Cycle




FIGURE 14. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR561)




FIGURE 15. Transmitter Powerdown Delay




FIGURE 16. Receiver Powerdown Delay





FIGURE 17. Transmitter LVDS Output Pulse Position Measurement



SW—Setup and Hold Time (Internal data sampling window)

TCCS—Transmitter Output Skew

RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)

Cable Skew—Typically 10 ps-40 ps per foot

FIGURE 18. Receiver LVDS Input Skew Margin


DS90CR561 Pin Description—FPD Link Transmitter

Pin Name	I/O	No	Description		
TxIN	I	21	TL Level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). Also referred to as HSYNC, VSYNC and DATA ENABLE.)		
TxOUT+	0	3	Positive LVDS differential data output		
TxOUT-	0	3	Negative LVDS differential data output		
FPSHIFT IN	I	1	TTL level clock input. The rising edge acts as data strobe.		
TxCLK OUT+	0	1	Positive LVDS differential clock output		
TxCLK OUT-	0	1	Negative LVDS differential clock output		
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down.		
V _{CC}	I	4	Power supply pins for TTL inputs		
GND	I	5	Ground pins for TTL inputs		
PLL V _{CC}	I	1	Power supply pin for PLL		
PLL GND	I	2	Ground pins for PLL		
LVDS V _{CC}	I	1	Power supply pin for LVDS outputs		
LVDS GND	ı	3	Ground pins for LVDS outputs		

DS90CR562 Pin Description—FPD Link Receiver

Pin Name	I/O	No	Description	
RxIN+	I	3	Positive LVDS differential data inputs	
RxIN-	ı	3	Negative LVDS differential data inputs	
RxOUT	0	21	TTL level outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)	
RxCLK IN+	ı	1	Positive LVDS differential clock input	
RxCLK IN-	I	1	Negative LVDS differential clock input	
FPSHIFT OUT	0	1	TL level clock output. The rising edge acts as data strobe.	
PWR DOWN	ı	1	TL level input. Assertion (low input) maintains the receiver outputs in the previous state.	
V _{CC}	I	4	ower supply pins for TTL outputs	
GND	ı	5	Ground pins for TTL outputs	
PLL V _{CC}	1	1	Power supply for PLL	
PLL GND	I	2	round pin for PLL	
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs	
LVDS GND	I	3	Ground pins for LVDS inputs	

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor **Americas Technical** Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated