June 8, 2010

DS50EV401

2.5 Gbps / 5.0 Gbps or 8.0 Gbps Quad Cable and Backplane **Equalizer**

General Description


The DS50EV401 is a low power, programmable equalizer specifically designed to reduce inter-symbol interference (ISI) induced by a variety of interconnect media. In all modes, the equalizer can operate, error free, with an input eye that is completely closed by interconnect ISI. The MODE control, allows the user to select between equalization settings for 8.0 Gbps operation or 2.5 Gbps / 5.0 Gbps operation.

The DS50EV401 uses Current-mode logic (CML) on both input and output ports, which provide constant 50 ohm singleended impedance to AC ground. Differential signaling is implemented through out the entire signal path to minimize supply induced jitter. The DS50EV401 is available in a 7mm x 7mm 48-pin leadless LLP package, and is powered from a single power supply of either 3.3 or 2.5V.

Features

- Automatic power management on an individual lane basis
- Data rate optimized equalization
- Operates over 7 meter of 24 AWG Twin-ax Cables up to 8 Gbps
- Typical residual deterministic jitter:
- 0.18 UI @ 8 Gbps w/ 30" of FR4
- 0.18 UI @ 5 Gbps w/ 40" of FR4
- 0.16 UI @ 2.5 Gbps w/ 40" of FR4
- 8 kV HBM ESD protection
- -40 to 85°C operating temperature range
- 7 mm x 7 mm 48-pin leadless LLP package
- Single power supply of either 3.3V or 2.5V
- Low power (typically 95 mW per channel at 2.5V $V_{\rm DD}$)

Application Diagram




Pin Descriptions

Pin Name	Pin Number	I/O, Type	Description
HIGH SPEED	DIFFERENT	IAL I/O	
IN_0+ IN_0-	1 2	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 50Ω terminating resistor connects IN_0+ to VDD and IN_0- to VDD.
IN_1+ IN_1-	4 5	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 50Ω terminating resistor connects IN_1+ to VDD and IN_1- to VDD.
IN_2+ IN_2-	8 9	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 50Ω
IN_3+	11	I, CML	terminating resistor connects IN_2+ to VDD and IN_2- to VDD. Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 50Ω
IN_3- OUT_0+	12 36	O, CML	terminating resistor connects IN_3+ to VDD and IN_3- to VDD. Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
OUT_0-	35	O, OWIL	terminating resistor connects OUT_0+ to $V_{\rm DD}$ and OUT_0- to $V_{\rm DD}$.
OUT_1+ OUT_1-	33 32	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω terminating resistor connects OUT_1+ to V _{DD} and OUT_1- to V _{DD} .
OUT_2+ OUT_2-	29 28	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω terminating resistor connects OUT_2+ to V _{DD} and OUT_2- to V _{DD} .
OUT_3+ OUT_3-	26 25	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω terminating resistor connects OUT_3+ to V _{DD} and OUT_3- to V _{DD} .
EQUALIZATI	ON CONTRO	L L	
MODE	14	I, LVCMOS	MODE selects the equalizer frequency for EQ channels. MODE is internally pulled low. L = 6.0 - 8.0 Gbps setting H = 2.5 Gbps / 5.0 Gbps setting
DEVICE CON	I ITROL		TT = 2.0 dbpc / 0.0 dbpc colling
EN0	44	I, LVCMOS	Channel 0 Enable Input Pin H = normal operation (enabled) L = standby mode Pin is internally pulled High.
EN1	42	I, LVCMOS	Channel 1 Enable Input Pin H = normal operation (enabled) L = standby mode Pin is internally pulled High.
EN2	40	I, LVCMOS	Channel 2 Enable Input Pin H = normal operation (enabled) L = standby mode Pin is internally pulled High.
EN3	38	I, LVCMOS	Channel 3 Enable Input Pin H = normal operation (enabled) L = standby mode Pin is internally pulled High.
SD0	45	O, LVCMOS	Channel 0 Signal Detect Output Pin H = signal detected L = no signal detected
SD1	43	O, LVCMOS	
SD2	41	O, LVCMOS	
SD3	39	O, LVCMOS	

Pin Name	Pin Number	I/O, Type	Description
POWER	•		
V _{DD}	3, 6, 7, 10, 13, 15, 46	Power	V_{DD} = 2.5V ± 5% or 3.3V ± 10%. V_{DD} pins should be tied to V_{DD} plane through low inductance path. A 0.1µF bypass capacitor should be connected between each V_{DD} pin to GND planes.
GND	22, 24, 27, 30, 31, 34	Ground	Ground reference. GND should be tied to a solid ground plane through a low impedance path.
Exposed Pad	DAP	Ground	Ground reference. The exposed pad at the center of the package must be connected to ground plane of the board.
OTHER			
Reserv	16, 17, 18, 19, 20, 21, 23, 37, 47, 48		Reserved. Do not connect. Leave open.

Note: I = Input O = Output

Connection Diagram



Ordering Information

NSID	Package	Tape & Rell QTY	Package Number
DS50EV401SQ	48 Lead LLP Package	1,000	SQA48D
DS50EV401SQE	48 Lead LLP Package	250	SQA48D
DS50EV401SQX	48 Lead LLP Package	2,500	SQA48D

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Junction Temperature +150°C Storage Temperature -65°C to +150°C HBM, 1.5 kΩ, 100 pF Thermal Resistance θ_{JA} , No Airflow >8 kV 30°C/W

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage				
V _{DD} to GND, or	2.375	2.5	2.625	V
V _{DD} to GND	3.0	3.3	3.6	V
Ambient Temperature	-40	25	+85	°C

ESD Rating

Electrical Characteristics

Over recommended operating supply and temperature ranges with default register settings unless other specified. (*Note 2, Note 3*)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER						
PD	Power Dissipation	Signal active, V _{DD} = 3.3V, 3.6V		510	700	mW
	3.3V Operation	No signal, V _{DD} = 3.3V, 3.6V			100	mW
PD	Power Dissipation	Signal active, V _{DD} = 2.5V, 2.625V		380	490	mW
	2.5V Operation	No signal, V _{DD} = 2.5V, 2.625V		30		mW
N	Supply Noise Tolerance (Note 4)	Up to 50 MHz		100		mV _{P-P}
LVCMOS / L	VTTL DC SPECIFICATIONS	·				
V _{IH}	High Level Input Voltage	3.3V Operation	2.0		V _{DD}	V
		2.5V Operation	1.6		V _{DD}	V
V _{IL}	Low Level Input Voltage		-0.3		0.8	V
V _{OH}	High Level Output Voltage	I _{OH} = -3mA, 3.3V Operation	2.4			V
		I _{OH} = -3mA, 2.5V Operation	2.0			V
V _{OL}	Low Level Output Voltage	I _{OL} = 3mA			0.4	V
I _{IH}	Input High Current	$V_{IN} = V_{DD}$, MODE pin (pull down)			+140	μΑ
		$V_{IN} = V_{DD}$, EN pins (pull up)	-15		+15	μΑ
I _{IL}	Input Low Current	V _{IN} = 0V, MODE pin (pull down)	-15		+15	μΑ
		V _{IN} = 0V, EN pins (pull up)	-40			μA
CML RECEIV	/ER INPUTS (IN_n+, IN_n-)			,	•	
V _{TX}	Input Voltage Swing (Launch Amplitude)	Measured at point A, AC or DC coupled, <i>Figure 1</i>	400	1000	1600	mV _{P-P}
V _{IN-S}	Input Voltage Sensitivity	AC-Coupled or DC-Coupled Required Differential Envelope measured at point B, Figure 1, (Note 5), See FR4 / BACKPLANE Typical Performance Eye Diagrams,		170		mV _{P-P}
R _{LI}	Differential Input Return Loss	100 MHz – 4.0 GHz, with fixture's effect de-embedded		10		dB
R _{IN}	Input Resistance	Single ended to V _{DD}	40	50	60	Ω

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CML OUTPU	TS (OUT_n+, OUT_n-)					
V _O	Output Voltage Swing	Differential measurement with OUT_n+ and OUT_n- terminated by 50Ω to GND AC-Coupled, Figure 2	800	1000	1200	mV _{P-P}
V _{OCM}	Output Common-Mode Voltage	Single-ended measurement DC-Coupled with 50Ω termination, (<i>Note 6</i>)		V _{DD} - 0.25		V
t _R , t _F	Transition Time	20% to 80% of differential output voltage, measured within 1" from output pins, <i>Figure 2</i> , (<i>Note 6</i>)		40		ps
R _O	Output Resistance	Single-ended to V _{DD}	40	50	60	Ω
R _{LO}	Differential Output Return Loss	100 MHz – 4.0 GHz, with fixture's effect de-embedded. IN_n+ = static high		10		dB
t _{PLHD}	Differential Low to High Propagation Delay	Propagation delay measurement at $50\% V_O$ between input to output,		240		ps
t _{PHLD}	Differential High to Low Propagation Delay	100 Mbps, <i>Figure 3</i> , (<i>Note 8</i>)		240		ps
t _{ID}	Idle to Valid Differential Data	VIN = 800 mVp-p, 5 Gbps, EIEOS, 40" of 6 mil microstrip FR4, <i>Figure</i> 4, (<i>Note 6</i>)		8		ns
t _{DI}	Valid Differential data to idle	VIN = 800 mVp-p, 5 Gbps, EIOS, 40" of 6 mil microstrip FR4, <i>Figure</i> 4, (<i>Note 6</i>)		8		ns
t _{ccsk}	Inter Pair Channel to Channel Skew	Difference in 50% crossing between channels		7		ps
EQUALIZAT	ION					
DJ1	Residual Deterministic Jitter at 8 Gbps	30" of 6 mil microstrip FR4, MODE=0, PRBS-7 (2 ⁷ -1) pattern, (<i>Note 6, Note 7</i>)		0.18		UI _{P-P}
DJ2	Residual Deterministic Jitter at 5 Gbps	40" of 6 mil microstrip FR4, MODE=1, PRBS-7 (2 ⁷ -1) pattern, (<i>Note 6, Note 7</i>)		0.18	0.21	UI _{P-P}
DJ3	Residual Deterministic Jitter at 2.5 Gbps	· ·		0.16	0.18	UI _{P-P}
RJ	Random Jitter	(Note 8, Note 9)		0.5		psrms

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

Note 2: Typical values represent most likely parametric norms at $V_{DD} = 3.3V$ or 2.5V, $T_A = 25^{\circ}C$., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 4: Allowed supply noise (mV $_{\text{P-P}}$ sine wave) under typical conditions.

Note 5: V_{IN-S} is a measurement of the input differential envelope, see FR4 / BACKPLANE Typical Performance Eye Diagrams. The device does not require an open eye.

Note 6: Specification is guaranteed by characterization at optimal MODE setting and is not tested in production.

Note 7: Deterministic jitter is measured at the differential outputs (point C of *Figure 1*), minus the deterministic jitter before the test channel (point A of *Figure 1*). Random jitter is removed through the use of averaging or similar means.

Note 8: Measured with clock-like {11111 00000} pattern.

Note 9: Random jitter contributed by the equalizer is defined as sqrt $(J_{OUT}^2 - J_{IN}^2)$. J_{OUT} is the random jitter at equalizer outputs in ps-rms, see point C of *Figure 1*; J_{IN} is the random jitter at the input of the equalizer in ps-rms, see point B of *Figure 1*.

5

Timing Diagrams




FIGURE 1. Test Setup Diagram




FIGURE 2. CML Output Transition Times




FIGURE 3. Propagation Delay Timing Diagram





FIGURE 4. Idle Timing Diagram






FIGURE 5. CML Output Swings at A/B

7

Functional Description

DS50EV401 APPLICATIONS INFORMATION

The DS50EV401 is a programmable quad equalizer optimized for copper backplanes and cables at transmission rates of 2.5 Gbps up to 8 Gbps. The device consists of an input receive equalizer followed by a limiting amplifier. The equalizer is designed to open an input eye that is completely closed due to inter-symbol interference (ISI) induced by the channel

interconnect. The equalization is set to keep residual deterministic jitter below 0.2 unit intervals (UI) regardless of data rate. This equalization scheme allows one equalization setting to satisfy most serial links between 2.5 and 5.0 Gbps. The DS50EV401 is intended as a unidirectional receiver that should be placed in close physical proximity to the link end point. Therefore the transmitter does not include de-emphasis as TX equalization would not be needed over the short distance between the equalizer and the end point.




FIGURE 6. General Block Diagram

Data Channels

The DS50EV401 consists of four data channels. Each channel provides input termination, receiver equalization, signal limiting, offset cancellation, and a CML output driver, as shown in *Figure 6*. The data channels support two levels of equalization, controlled by the pin MODE. The equalization levels are set simultaneously on all 4 channels, as described in *Table 1*.

When an idle condition is sensed on a channel's input, the transmit driver is automatically placed into electrical idle

mode. The common mode voltage is set, and the differential output is forced to zero. To save power, the output driver current is powered off when the device is in electrical idle mode. All other circuits maintain their bias currents allowing a fast recovery from idle to the active state. Electric idle is performed on a per channel basis, and several channels can be in idle while others are actively passing data.

TABLE 1. MODE Control Table

6 mil microstrip FR4 trace length (in)	24 AWG Twin-AX cable length (m)	Frequency	Channel Loss	MODE
0–30	0–7	8 Gbps	16 dB	0
0–40	0–10	2.5 Gbps	14 dB	1
		5.0 Gbps	20 dB	

Applications Information

GENERAL RECOMMENDATIONS

The DS50EV401 is a high performance device capable of delivering excellent performance. As with most CML devices, it is recommended that AC coupling capacitors be used to ensure I/O compatibility with other devices. In order to extract full performance from the device in a particular application, good high-speed design practices must be followed. National Semiconductor's LVDS Owner's Manual, provides detailed information about managing signal integrity and power delivery to get the most from your design.

PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The CML inputs and outputs must have a controlled differential impedance of 100Ω . It is preferable to route CML lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the CML signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages.

PACKAGE FOOTPRINT / SOLDERING

See National's Application Note number 1187, "Leadless Leadframe Package" for information on PCB footprint and soldering recommendations.

POWER SUPPLY BYPASSING

Two approaches are recommended to ensure that the DS50EV401 is provided with an adequate power supply. First, the supply (V_{DD}) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the V_{DD} and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1µF bypass capacitor should be connected to each V_{DD} pin such that the capacitor is placed as close as possible to the DS50EV401. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of 2.2 uF to 10 uF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS50EV401.




FIGURE 7. Typical Interface Circuit

The CML inputs are AC coupled to the device as shown in Figure 7. Internal to the device are 50Ω terminations to $V_{DD}.$ The CML outputs drive $100~\Omega$ transmission lines and are AC coupled and terminated at their load.


The ENABLE inputs and SIGNAL DETECT outputs are optional. Internal to the device the signal detect circuity is connected to the enable circuit providing the automatic power management feature. When the No-signal condition is detected, the respective channel is placed in standby mode. The

MODE pin is used to select between low and high data rate equalization settings. Depending upon the application it may be tied High, tied Low, or driven. There are several reserved pins on the device, these are NC pins and should be left open. Power is supplied through six V_{DD} pins to the device. A $0.1\mu F$ capacitor is recommended per pin as close to the device as possible. A larger bulk capacitor is also recommended to be placed near by the device. Ground is supplied to the device via the ground pins and also the DAP.

FR4 / BACKPLANE Typical Performance Eye Diagrams

The plots show the unequalized and equalized eye patterns for various interconnects as noted. Unequalized is shown in

the left column and the corresponding equalized eye pattern in shown in the right column.







Figure 8. Unequalized Signal (40 in FR4, 2.5 Gbps, PRBS7)

Figure 9. Equalized Signal (40 in FR4, 2.5 Gbps, PRBS7, MODE=1)







Figure 10. Unequalized Signal (40 in FR4, 5 Gbps, PRBS7)

Figure 11. Equalized Signal (40 in FR4, 5 Gbps, PRBS7, MODE=1)






Figure 12. Unequalized Signal (30 in FR4, 8 Gbps, PRBS7)

Figure 13. Equalized Signal (30 in FR4, 8 Gbps, PRBS7, MODE=0)

www.national.com

11

Twin-AX CABLES Typical Performance Eye Diagrams

The plots show the unequalized and equalized eye patterns for various interconnects as noted. Unequalized is shown in

the left column and the corresponding equalized eye pattern in shown in the right column.




Figure 14. Unequalized Signal (10 m 24 AWG Twin-AX Cable, 2.5 Gbps, PRBS7)




Figure 15. Equalized Signal (10 m 24 AWG Twin-AX Cable, 2.5 Gbps, PRBS7, MODE=1)




Figure 16. Unequalized Signal (10 m 24 AWG Twin-AX Cable, 5 Gbps, PRBS7)




Figure 17. Equalized Signal (10 m 24 AWG Twin-AX Cable, 5 Gbps, PRBS7, MODE=1)




Figure 18. Unequalized Signal (7 m 24 AWG Twin-AX Cable, 8 Gbps, PRBS7)





Figure 19. Equalized Signal (7 m 24 AWG Twin-AX Cable, 8 Gbps, PRBS7, MODE=0)

Physical Dimensions inches (millimeters) unless otherwise noted



7mm x 7mm 48-pin LLP Package Order Number DS50EV401SQ Package Number SQA48D

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	Applications
----------	--------------

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated