

General Description

The DS3984 is a 4-channel controller for cold-cathode fluorescent lamps (CCFLs) used to backlight liquid crystal displays (LCDs) in TV and PC monitor applications. The DS3984 supports configurations of 1 to 4 lamps, and multiple DS3984 controllers can be cascaded to support applications requiring more than 4 lamps.

Applications


LCD Televisions LCD PC Monitors

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS3984T	-40°C to +85°C	32 TQFP
DS3984T+	-40°C to +85°C	32 TQFP
DS3984Z	-40°C to +85°C	28 SO.300
DS3984Z+	-40°C to +85°C	28 SO.300

⁺Denotes lead-free package.

Pin Configurations



Pin Configurations continued at end of data sheet.

Typical Operating Circuit appears at end of data sheet.

Features

- ♦ High-Density CCFL Controller for LCD TV and PC **Monitor Backlights**
- ♦ Can Be Easily Cascaded to Support More Than 4 Lamps
- **♦ Minimal External Components**
- ♦ Analog Brightness Control
- ♦ Per-Channel Lamp Control Ensures Equal **Brightness Among Lamps and Maximizes Lamp**
- ♦ Gate Driver Phasing Minimizes DC Supply Current
- ♦ Per-Channel Lamp Fault Monitoring for Lamp Open, Lamp Overcurrent, Failure to Strike, and **Overvoltage Conditions**
- **♦** Accurate (±5%) Independent On-Board Oscillators for Lamp Frequency (40kHz to 80kHz) and DPWM **Burst Dimming Frequency (22.5Hz to 440Hz)**
- ♦ Can Be Synchronized to External Sources for the **Lamp and DPWM Frequencies**
- ♦ <10% to 100% Dimming Range
- **♦ Programmable Soft-Start Minimizes Audible Transformer Noise**
- **♦** I²C-Compatible Serial Port and On-Board Nonvolatile (NV) Memory Allow Device Customization
- ♦ 8-Byte NV User Memory for Storage of Serial **Numbers and Date Codes**
- ♦ 4.5V to 5.5V Single-Supply Operation
- ♦ -40°C to +85°C Temperature Range
- ♦ 32-Lead TQFP (7mm x 7mm) Package or 28-Pin SO (300 mils) Package

I²C is a trademark of Philips Corp. Purchase of I²C components from Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

ABSOLUTE MAXIMUM RATINGS

Voltage on V _{CC} , SDA, and SCL		Operating Temperature Range	
Relative to Ground	0.5V to +6.0V	EEPROM Programming Temperature Range.	0°C to +70°C
Voltage on Leads Other than V _{CC} ,		Storage Temperature Range	55°C to +125°C
SDA, and SCL0.5V	to $(V_{CC} + 0.5V)$,	Soldering TemperatureSee J-STD	0-020 Specification
no	t to overand $t \in \Omega \setminus I$		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	4.5		5.5	V
Input Logic 1	VIH		0.7 x V _C C		V _{CC} + 0.3	V
Input Logic 0	VIL		-0.3		0.3 x V _C C	V
SVM Voltage Range	V _{SVM}		-0.3		V _{CC} + 0.3	V
BRIGHT Voltage Range	V _{BRIGHT}		-0.3		V _{CC} +	V
LCM Voltage Range	V _L CM	(Note 2)	-0.3		V _{CC} + 0.3	V
OVD Voltage Range	V _{OVD}	(Note 2)	-0.3		V _{CC} + 0.3	V
Gate-Driver Output Charge Loading	Q _G				20	nC

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.5V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	G _A , G _B loaded with 600pF, 4 channels active		12	16	mA
Input Leakage (Digital Pins)	Ι <u>L</u>		-1.0		+1.0	μΑ
Output Leakage (SDA, FAULT)	ILO	High impedance	-1.0		+1.0	μΑ
Low-Level Output Voltage	V _{OL1}	I _{OL1} = 3mA			0.4	V
(SDA, Fault)	V _{OL2}	I _{OL2} = 6mA			0.6	V
Low-Level Output Voltage (PSYNC, LSYNC)	V _{OL3}	I _{OL3} = 4mA			0.4	V
Low-Level Output Voltage (GA, GB)	V _{OL4}	I _{OL4} = 4mA			0.4	V
High-Level Output Voltage (PSYNC, LSYNC)	V _{OH1}	I _{OH1} = -1mA	V _C C - 0.4	1		V



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.5V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
High-Level Output Voltage (GA, GB)	V _{OH2}	I _{OH2} = -1mA	V _{CC} - 0.4			V
UVLO Threshold—V _{CC} Rising	V _U VLOR				4.3	V
UVLO Threshold—V _{CC} Falling	Vuvlof		3.7			V
UVLO Hysteresis	Vuvloh			100		mV
SVM Threshold	V _{SVMT}		1.8	2.0	2.2	V
SVM Hysteresis	Vsvmh			50		mV
LCM and OVD Source Current				4		μΑ
LCM and OVD Sink Current				4		μΑ
LCM and OVD DC Bias Voltage	V _{DCB}			1.35		V
LCM and OVD Input Resistance	R _{DCB}			50		kΩ
Lamp Off Threshold	V _{LOT}	(Note 3)	0.3	0.4	0.5	V
Lamp Overcurrent Threshold	V _{LOC}	(Note 3)	1.8	2.0	2.2	V
Lamp Regulation Threshold	V _{LRT}	(Note 3)	0.9	1.0	1.1	V
OVD Threshold	V _{OVDT}	(Note 3)	0.9	1.0	1.1	V
Lamp Frequency Range	fLF:OSC		40		80	kHz
Lamp Frequency Source Frequency Tolerance	fLFS:TOL	LOSC resistor ±2% over temperature	-5		+5	%
Lamp Frequency Receiver Duty Cycle	fLFR:DUTY		40		60	%
DPWM Frequency Range	f _{D:} osc		22.5		440.0	Hz
DPWM Source Frequency Tolerance	fDSR:TOL	POSC resistor ±2% over temperature	-5		+5	%
DPWM Receiver Duty Cycle	fDFE:DUTY		40		60	%
DPWM Receiver Frequency Range	fDR:OSC		22.5		440.0	Hz
DPWM Receiver Minimum Pulse Width	t _{DR:MIN}	(Note 4)	25			μs
BRIGHT Voltage—Minimum Brightness	V _{BMIN}				0.5	V
BRIGHT Voltage—Maximum Brightness	V _{BMAX}		2.0			V
Gate-Driver Output Rise/Fall Time	t _R /t _F	C _L = 600pF			100	ns
GAn and GBn Duty Cycle		(Note 5)			44	%



I²C AC ELECTRICAL CHARACTERISTICS (See Figure 9)

 $(V_{CC} = +4.5V \text{ to } +5.5V, \text{ timing referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	fSCL	(Note 6)	0		400	kHz
Bus Free Time Between Stop and Start Conditions	tBUF		1.3			μs
Hold Time (Repeated) Start Condition	tHD:STA	(Note 7)	0.6			μs
Low Period of SCL	tLOW		1.3			μs
High Period of SCL	thigh		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns
Start Setup Time	tsu:sta		0.6			μs
SDA and SCL Rise Time	t _R	(Note 8)	20 + 0.1C _B		300	ns
SDA and SCL Fall Time	t _F	(Note 8)	20 + 0.1C _B		300	ns
Stop Setup Time	tsu:sto		0.6			μs
SDA and SCL Capacitive Loading	СВ	(Note 8)			400	рF
EEPROM Write Time	t _W	(Note 9)		20	30	ms

NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +4.5V \text{ to } +5.5V)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Write Cycles		+70°C (Note 10)	50,000			Cycles


- Note 1: All voltages are referenced to ground, unless otherwise noted. Currents into the IC are positive, out of the IC negative.
- Note 2: During fault conditions, the AC-coupled feedback values are allowed to be outside the Absolute Max Rating of the LCM or OVD pin for up to 1 second.
- Note 3: Voltage with respect to VDCB.
- Note 4: This is the minimum pulse width guaranteed to generate an output burst, which will generate the DS3984's minimum burst duty cycle. This duty cycle may be greater than the duty cycle of the PSYNC input. Once the duty cycle of the PSYNC input is greater than the DS3984's minimum duty cycle, the output's duty cycle will track the PSYNC's duty cycle. Leaving PSYNC low (0% duty cycle) disables the GAn and GBn outputs in DPWM Slave mode.
- Note 5: This is the maximum lamp frequency duty cycle that will be generated at any of the GAn or GBn outputs.
- **Note 6:** I²C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I²C standard-mode timing.
- Note 7: After this period, the first clock pulse can be generated.
- Note 8: CB—total capacitance allowed on one bus line in picofarads.
- Note 9: EEPROM write time applies to all the EEPROM memory. EEPROM write begins after a stop condition occurs.
- Note 10: Guaranteed by design.





Typical Operating Characteristics


 $(V_{CC} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$
























Typical Operating Characteristics (continued)

(V_{CC} = +5.0V, T_A = +25°C, unless otherwise noted.)










Pin Description

NAME	PINS BY	CHANNEL	(n = 1–4) [TQFP/SO] DESCRIPTION				
INAIVIE	CH 1	CH 2	CH 3	CH 3			
GAn	5/7	10/11	17/17	21/21	MOSFET A Gate Drive. Connect directly to logic-level mode n-channel MOSFET. Leave open if channel is unused.		
GBn	6/8	11/12	18/18	22/22	MOSFET B Gate Drive. Connect directly to logic-level mode n-channel MOSFET. Leave open if channel is unused.		
LCMn	7/9	12/13	19/19	23/23	Lamp Current Monitor Input. Lamp current is monitored by measuring a voltage across a resistor placed in series with the low-voltage side of the lamp. Leave open if channel is unused.		
OVDn	8/10	13/14	20/20	24/24	Overvoltage Detection. Lamp voltage is monitored through a capacitor-divider placed on the high-voltage side of the transformer. Leave open if channel is unused.		
NAME	PI		_		DESCRIPTION		
	TQFP	so					
GND	1, 9, 14, 16	15	Ground Co	onnection			
V _{CC}	2, 15	16	Power-Sup	Power-Supply Connection			
BRIGHT	3	5		Analog Brightness Control Input. Used to control DPWM dimming. Ground when using a PWM signal at PSYNC to control brightness.			
SVM	4	6	Supply Vo	Supply Voltage Monitor Input. Used to monitor the inverter voltage for undervoltage conditions.			
SDA	25	25		Serial Data Input/Output. I ² C bidirectional data pin, which requires a pullup resistor to realize high logic levels.			
SCL	26	26	Serial Cloc	Serial Clock Input. I ² C clock input.			
FAULT	27	27	Fault Outp	ut. Active-lo	ow, open-drain, requires external pullup resistor to realize high logic levels.		
LSYNC	28	28	when the I	DS3984 is cliency sourc	out/Output. This pin is the input for an externally sourced lamp frequency configured as a lamp frequency receiver. If the DS3984 is configured as a see (i.e., the lamp frequency is generated internally), the frequency is output other lamp frequency receiver DS3984s.		
LOSC	29	1	Lamp Osc	Lamp Oscillator Resistor Adjust. A resistor to ground on this lead sets the frequency of the lamp.			
A0	30	2	Address S	Address Select Input. Determines the DS3984's I ² C slave address.			
PSYNC	31	3	DS3984 is the DPWM	DPWM Input/Output. This pin is the input for an externally generated DPWM signal when the DS3984 is configured as a DPWM receiver. If the DS3984 is configured as a DPWM source (i.e., the DPWM signal is generated internally), the DPWM signal is output on this pin for use by other DPWM receiver DS3984s.			
POSC	32	4	DPWM osc	DPWM Oscillator Resistor Adjust. A resistor to ground on this lead sets the frequency of the DPWM oscillator (dimming clock). This lead can optionally accept a 22.5Hz to 440Hz clock as the source timing for the internal DPWM signal.			

Functional Diagram






Figure 1. Per Channel Logic Diagram

Detailed Description

The DS3984 uses a push-pull drive scheme to convert a DC voltage (5V to 24V) to the high-voltage (600VRMS to 1200VRMS) AC waveform that is required to power the CCFLs. The push-pull drive scheme uses a minimal number of external components, which reduces assembly cost and makes the printed circuit board (PC board) design easy to implement. The push-pull drive scheme also provides an efficient DC-to-AC conversion and produces near-sinusoidal waveforms.

Each DS3984 channel drives two logic-level n-channel MOSFETs that are connected between the ends of a step-up transformer and ground (see Figure 1 and the *Typical Operating Circuit*). The transformer has a center tap on the primary side that is connected to a DC voltage supply. The DS3984 alternately turns on the two MOSFETs to create the high-voltage AC waveform on the secondary side. By varying the duration of the MOSFET turn-on times, the controller is able to accurately control the amount of current flowing through the CCFL.

A resistor in series with the CCFL's ground connection enables current monitoring. The voltage across this resistor is fed to the lamp current monitor (LCM) input on the DS3984. The DS3984 compares the peak resistor voltage against an internal reference voltage to determine the duty cycle for the MOSFET gates. Each CCFL receives independent current monitoring and control, which results in equal brightness across all of the lamps and maximizes the lamp's brightness and lifetime.

EEPROM Registers and I²C-Compatible Serial Interface

The DS3984 uses an I²C-compatible serial interface for communication with the on-board EEPROM configuration registers and user memory. The configuration registers—four Soft-Start Profile registers (SSP1/2/3/4) and two Control Registers (CR1/2)—allow the user to customize many DS3984 parameters such as the soft-start ramp rate, the lamp and dimming frequency sources, fault-monitoring options, and channel enabling/disabling. The eight bytes of nonvolatile user memory can be used to store manufacturing data such as date codes, serial numbers, or product identification numbers.

The device is shipped from the factory with the configuration registers programmed to a set of default configuration parameters. To inquire about custom factory programming, please send an email to MixedSignal.Apps@dalsemi.com.



Channel Phasing

The lamp-frequency MOSFET gate turn-on times are equally phased among the four channels during the burst period. This reduces the inrush current that would result from all lamps switching simultaneously, and hence eases the design requirements for the DC supply. Figure 2 details how the four channels are phased. Note that it is the lamp frequency signals that are phased, NOT the DPWM signals.

Lamp Dimming Control (DPWM)

The DS3984 uses a digital pulse-width modulated (DPWM) signal (22.5Hz to 440Hz) to provide efficient and precise lamp dimming. During the high period of the DPWM cycle, the lamps are driven at the selected

lamp frequency (40kHz to 80kHz) as shown in Figure 6. This part of the cycle is called the "burst" period because of the lamp frequency burst that occurs during this time. During the low period of the DPWM cycle, the controller disables the MOSFET gate drivers so the lamps are not driven. This causes the current to stop flowing in the lamps, but the time is short enough to keep the lamps from de-ionizing. Dimming is increased/decreased by adjusting (i.e., modulating) the duty cycle of the DPWM signal.

The DS3984 can generate its own DPWM signal internally (set DPSS = 0 in CR1), which can then be sourced to other DS3984s if required, or the DPWM signal can be supplied from an external source (set DPSS = 1 in CR1).




Figure 2. Channel Phasing Detail




Figure 3. DPWM Source Configuration Options




Figure 4. The DPWM Receiver Configuration

To generate the DPWM signal internally, the DS3984 requires a clock (referred to as the dimming clock) to set the DPWM frequency. The user can supply the dimming clock by setting POSCS = 1 in CR1 and applying an external 22.5Hz to 440Hz signal at the POSC pin, or DS3984's clock can be generated by the DS3984's oscillator (set POSCS = 0 in CR1), in which case the frequency is set by an external resistor at the POSC pin. These two dimming clock options are shown in Figure 3. Regardless of whether the dimming clock is generated internally or sourced externally, the POSC1 and POSC2 bits in CR2 must be set to match the desired dimming clock frequency.

When the DPWM signal is generated internally, its duty cycle (and, thus, the lamp brightness) is controlled by a user-applied analog voltage at the BRIGHT input. A BRIGHT voltage less than 0.5V will cause the DS3984 to operate with the minimum burst duty cycle, providing the lowest brightness setting, while any voltage greater than 2.0V will cause a 100% burst duty cycle (i.e., lamps always being driven), which provides the maximum

brightness. For voltages between 0.5V and 2V the duty cycle will vary linearly between the minimum and 100%.

The internally generated DPWM signal is available at the PSYNC I/O pin (set RGSO = 0 in CR1) for sourcing to other DS3984s, if any, in the circuit. This allows all DS3984s in the system to be synchronized to the same DPWM signal. The DS3984 that is generating the DPWM signal for other DS3984s in the system is referred to as the DPWM source.

When the DPWM signal is provided by an external source, either from the PSYNC pin of another DS3984 or from some other user-generated source, it is input into the PSYNC I/O pin of the DS3984. In this mode, the BRIGHT and POSC inputs are disabled and should be grounded (see Figure 4). When multiple DS3984s are used in a design, DS3984s configured to use externally generated DPWM signals are referred to as DPWM receivers.

Lamp Frequency Configuration

The DS3984 can generate its own lamp frequency clock internally (set LFSS = 0 in CR1), which can then be sourced to other DS3984s if required, or the lamp clock can be supplied from an external source (set LFSS = 1 in CR1). When the lamp clock is internally generated, the frequency (40kHz to 80kHz) is set by an external resistor at the LOSC. In this case, the DS3984 can act as a lamp frequency source because the lamp clock is output at the LSYNC I/O pin for synchronizing any other DS3984s configured as lamp frequency receivers.

The DS3984 acts as a lamp frequency receiver when the lamp clock is supplied externally. In this case, a 40kHz to 80kHz clock must be supplied at the LSYNC I/O. The external clock can originate from the LSYNC I/O of a DS3984 configured as a lamp frequency source or from some other source.




Figure 5. Frequency Configuration Options for Designs Using Multiple DS3984s

Configuring Systems with Multiple DS3984s

The source and receiver options for the lamp frequency clock and DPWM signal allow multiple DS3984s to be synchronized in systems requiring more than 4 lamps. The lamp and dimming clocks can either be generated

on board the DS3984 using external resistors to set the frequency, or they can be sourced by the host system to synchronize the DS3984 to other system resources. Figure 5 shows various multiple DS3984 configurations that allow both lamp and/or DPWM synchronization for all DS3984s in the system.






Figure 6. Digital PWM Dimming and Soft-Start

DPWM Soft-Start

At the beginning of each lamp burst, the DS3984 provides a soft-start that slowly increases the MOSFET gate-driver duty cycle (see Figure 6). This minimizes the possibility of audible transformer noise that could result from current surges in the transformer primary. The soft-start length is fixed at 16 lamp cycles, but the soft-start ramp profile is programmable through the four Soft-Start Profile registers (SSP1/2/3/4) and can be

adjusted to match the application. There are seven different driver duty cycles to select from to customize the soft-start ramp (see Table 1). The available duty cycles range from 0% to 19% in ~3% increments. In addition, the MOSFET duty cycle from the last lamp cycle of the previous burst can be used as part of the soft-start ramp by using the Most Recent Value duty-cycle code. Each programmed MOSFET gate duty cycle repeats twice to make up the 16 soft-start lamp cycles.

Setting the Lamp and Dimming Clock (DPWM) Frequencies Using External Resistors

Both the lamp and dimming clock frequencies can be set using external resistors. The resistance required for either frequency can be determined using the following formula:

$$R_{OSC} = \frac{K}{f_{OSC}}$$

where K = $1600 k \Omega \bullet kHz$ for lamp frequency calculations. When calculating the resistor value for the dimming clock frequency, K will be one of four values as determined by the desired frequency and the POSCR0 and POSCR1 bit settings as shown in the Control Register 2 (CR2) Table 4 in the *Detailed Register Descriptions* section.

Example: Selecting the resistor values to configure a DS3984 to have a 50kHz lamp frequency and a 160Hz dimming clock frequency:

For this configuration, POSCR0 and POSCR1 must be programmed to 1 and 0, respectively, to select 90Hz to 220Hz as the dimming clock frequency range. This sets K for the dimming clock resistor (RPOSC) calculation to $4k\Omega\bullet kHz$. For the lamp frequency resistor (RLOSC) calculation, K = $1600k\Omega\bullet kHz$, which allows the lamp frequency K value regardless of the frequency. The formula above can now be used to calculate the resistor values for R_{LOSC} and R_{POSC} as follows:

$$R_{LOSC} = \frac{1600k\Omega \bullet kHz}{50kHz} = 32k\Omega,$$

$$R_{POSC} = \frac{4k\Omega \bullet kHz}{0.160kHz} = 25.0k\Omega$$

Supply Monitoring

The DS3984 monitors both the transformer's DC supply and its own VCC supply to ensure that both voltage levels are adequate for proper operation.

The inverter's transformer supply (V_{INV}) is monitored using an external resistor-divider that is the input into a comparator (see Figure 7) with a 2V threshold. Using the equation below to determine the resistor values, the supply voltage monitor (SVM) trip point (V_{TRIP}) can be customized to shut off the inverter when the transformer's input voltage drops below any specified value. Operating with the transformer's supply at too low of a level can prevent the inverter from reaching the strike voltage and could potentially cause numerous other




Figure 7. Setting the SVM Threshold Voltage

problems. Proper use of the SVM can prevent these problems. If desired, the SVM can be disabled by connecting the SVM pin to V_{CC} .

$$V_{TRIP} = 2.0 \left(\frac{R_1 + R_2}{R_1} \right)$$

The V_{CC} monitor is used as a 5V supply undervoltage lockout (UVLO) that prevents operation when the DS3984 does not have adequate voltage for its analog circuitry to operate or to drive the external MOSFETs. The V_{CC} monitor features hysteresis to prevent V_{CC} noise from causing spurious operation when V_{CC} is near the trip point. This monitor cannot be disabled by any means.

Fault Monitoring

The DS3984 provides extensive fault monitoring for each channel. It can detect open-lamp, lamp overcurrent, failure to strike, and overvoltage conditions. The DS3984 can be configured to disable all channels if one or more channels enter a Fault State, or it can be configured to disable only the channel where the fault occurred. Once a Fault State has been entered, the FAULT output is asserted and the channel(s) remain disabled until either the DS3984 is power-cycled or the inverter's DC supply is power-cycled. The DS3984 can also be configured to automatically attempt to clear a detected fault (except lamp overcurrent) by restriking the lamp, as explained in Step 4. Configuration bits for the fault monitoring options are located in CR1 and CR2.

Figure 8 shows a flowchart of how the DS3984 controls and monitors each lamp. The steps are as follows:

- 1) Supply Check—The lamps will not turn on unless the DS3984 supply voltage is ≥4.5V and the voltage at the supply voltage monitor (SVM) input is ≥2V.
- 2) Strike Lamp—When both the DS3984 and the DC inverter supplies are above the minimum values, the DS3984 will attempt to strike each enabled lamp for 768 lamp cycles [1 lamp cycle (seconds) = 1/lamp frequency (Hertz)]. If the lamp doesn't strike during that time, the DS3984 will go into a fault-handling stage (step 4). The DS3984 detects that the lamp has struck by measuring the current flow through the lamp. Also, if an overvoltage event is detected during the strike attempt, the DS3984 will disable the MOSFET gate drivers and go to the fault-handling stage. If a lamp overcurrent is detected, the DS3984 will immediately enter a Fault State.
- 3) Run Lamp—Once the lamp is struck, the DS3984 adjusts the MOSFET gate duty cycle to optimize the

- lamp current. The lamp current sampling rate is user-selectable with the LSR0 and LSR1 bits in CR2. If the lamp current ever drops below the Open Lamp reference point for 256 lamp cycles, the lamp is considered extinguished. If this occurs or if an overvoltage event is detected while the lamp is running, the DS3984 will disable the MOSFET gate drivers and go to the fault-handling stage. If a lamp overcurrent is detected, the DS3984 will immediately enter a Fault State.
- 4) Fault Handling—The DS3984 can be configured to automatically restrike the lamp(s) in an attempt to clear the detected fault condition (except for lamp overcurrent faults). The automatic retry will make up to 15 restrike attempts before entering a Fault State. Between each of the 15 retries, the controller will wait 1024 lamp cycles. If after any of the retries the fault has cleared, normal operation will resume. In the case of a lamp overcurrent fault, the DS3984 will skip the automatic retry even if it is enabled and will immediately enter a Fault State.




Figure 8. Fault-Handling Flow Chart



Detailed Register Descriptions

The DS3984's Register Map is shown in Table 1. Detailed register and bit descriptions follow in the subsequent tables.

Soft-Start Profile (SSPx) Registers—Each of the four soft-start profile registers (SSP1-4) contains two 4-bit codes that determine the MOSFET's duty cycle (MDC) for two clock cycles each (see Figure 6) at the beginning of each DPWM burst. Table 2 shows the duty cycles that correspond to each code. Selecting the Most Recent Value instructs the DS3984 to use the MOSFET duty cycle that was used for the last lamp cycle of the previous burst.

Table 2. MOSFET Duty Cycle (MDC) Codes for Soft-Start Settings

MDC CODE (BINARY)*	MOSFET DUTY CYCLE
X000	Fixed at 0%
X001	Fixed at 3%
X010	Fixed at 6%
X011	Fixed at 9%
X100	Fixed at 13%
X101	Fixed at 16%
X110	Fixed at 19%
X111	Most Recent Value

^{*}The most significant bit of each MDC code is ignored.

Table 1. Register Map

BYTE ADDRESS	BYTE NAME	FACTORY DEFAULT*	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
F0h	SSP1	21h	MDC code	for soft-sta	rt lamp cyc	les 3, 4	MDC cod	e for soft-start	lamp cycle	s 1, 2
F1h	SSP2	43h	MDC code	for soft-sta	rt lamp cyc	les 7, 8	MDC cod	e for soft-start	lamp cycle	s 5, 6
F2h	SSP3	65h	MDC code	for soft-sta	rt lamp cyc	les 11, 12	MDC cod	e for soft-start	lamp cycle	s 9, 10
F3h	SSP4	77h	MDC code	for soft-sta	rt lamp cyc	les 15, 16	MDC cod	e for soft-start	lamp cycle	s 13, 14
F4h	CR1	00h	DPD	FRS	ARD	RGSO	DPSS	LFSS	POSCS	LOC
F5h	CR2	08h	LD2	LD1	LD0	LSR1	LSR0	POSCR1	POSCR0	UMWP
F6h	CR3	00h	Do not modify. If it has been modified, restore to all zeros.							
F7h	Reserved	_	_	_	_	_	_	_	_	_
F8-FFh	User Memory	00h	EE	EE	EE	EE	EE	EE	EE	EE

^{*}All the configuration settings are saved in nonvolatile (EEPROM) memory.



Table 3. Control Register 1 (CR1)

BIT	NAME	FUNCTION
0	LOC	Lamp Overcurrent. 0 = Lamp overcurrent detection disabled. 1 = Lamp overcurrent detection enabled. Note: Gate duty cycle changes during soft-start larger than 5% can cause false LOC fault.
1	POSCS	POSC Select. See POSCR0 and POSCR1 bits in Control Register 2 to select the oscillator range. 0 = Connect POSC to ground with a resistor to set the dimming frequency. 1 = Connect POSC to an external 22.5Hz to 440Hz dimming clock to set the dimming frequency.
2	LFSS	Lamp Frequency Source Select. 0 = Lamp frequency source mode. The lamp frequency is generated internally and sourced at the LSYNC output for use by lamp frequency receivers. 1 = Lamp frequency receiver mode. The lamp frequency must be provided at the LSYNC input.
3	DPSS	DPWM Signal Source Select. 0 = DPWM source mode. DPWM signal is generated internally, and can be output at PSYNC pin (see RGSO bit). 1 = DPWM receiver mode. DPWM signal is generated externally and supplied at the PSYNC input.
4	RGSO	Ramp Generator Source Option. 0 = Sources DPWM at the PSYNC output. 1 = Sources the internal ramp generator at PSYNC output.
5	ARD	Autoretry Disable. 0 = Autoretry function enabled. 1 = Autoretry function disabled.
6	FRS	Fault Response Select. 0 = Disable only the malfunctioning channel. 1 = Disable all channels upon fault detection at any channel.
7	DPD	DPWM Disable. 0 = DPWM function enabled. 1 = DPWM function disabled. DPWM set to 100% duty cycle.



Table 4. Control Register 2 (CR2)

BIT	NAME	FUNCTION				
0	UMWP	User Memory Write Protect. 0 = User Memory Write Access Blocked 1 = User Memory Write Access Permitted				

1	POSCR0	DPWM Oscillator Range Select. When using an external source for the dimming clock, these bits must be set to match the external oscillator's frequency. When using a resistor to set the dimming frequency, these bits plus the external resistor control the frequency.				
2	POSCR1	POSCR1	POSCR0	DIMMING CLOCK (DPWM) FREQUENCY RANGE (Hz)	K (kΩ-kHz)	
		0	0	22.5 to 55.0	1	
		0	1	45 to 110	2	
		1	0	90 to 220	4	
		1	1	180 to 440	8	

	LSR0	Lamp Sample Rate Select. Determines the feedback sample rate of the LCM inputs.				
3		LSR1	LSR0	SELECTED LAMP SAMPLE RATE	EXAMPLE SAMPLE RATE IF LAMP FREQUENCY IS 50kHz	
		0	0	4 Lamp Frequency Cycles	12500Hz	
		0	1	8 Lamp Frequency Cycles	6250Hz	
4	LSR1	1	0	16 Lamp Frequency Cycles	3125Hz	
		1	1	32 Lamp Frequency Cycles	1563Hz	

	LD0	Lamp Disable. Used to disable channels if all 4 are not required for an application.					
5		LD1	LD0	CHANNELS DISABLED	NUMBER OF ACTIVE LAMP CHANNELS		
		0	0	All Channels Enabled	4		
		0	1	4	3		
6	LD1	1	0	2/4	2		
О	נטו	1	1	1/2/4	1		
7	Reserved	Reserved. Should be set to zero.					

I²C Definitions

The following terminology is commonly used to describe I²C data transfers.

Master Device: The master device controls the slave devices on the bus. The master device generates SCL clock pulses, start, and stop conditions.

Slave Devices: Slave devices send and receive data at the master's request.

Bus Idle or Not Busy: Time between stop and start conditions when both SDA and SCL are inactive and in their logic-high states.

Start Condition: A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See the timing diagram for applicable timing.

Stop Condition: A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See the timing diagram for applicable timing.

Repeated Start Condition: The master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a nor-

mal start condition. See the timing diagram for applicable timing.

Bit Write: Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (see Figure 9). Data is shifted into the device during the rising edge of the SCL.

Bit Read: At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time (see Figure 9) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An acknowledgement (ACK) or not acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 9) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.




Figure 9. I²C Timing Diagram



Byte Write: A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit-write definition and the acknowledgement is read using the bit-read definition.

Byte Read: A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave will return control of SDA to the master.

Slave Address Byte: Each slave on the I^2C bus responds to a slave addressing byte sent immediately following a start condition. The slave address byte (Figure 10) contains the slave address in the most significant seven bits and the $R\overline{/W}$ bit in the least significant bit.

The DS3984's slave address is $101000A_0$ (binary), where A_0 is the value of the address pin (A_0) . The address pin allows the device to respond to one of two possible slave addresses. By writing the correct slave address with $R/\overline{W}=0$, the master writes data to the slave. If $R/\overline{W}=1$, the master reads data from the slave. If an incorrect slave address is written, the DS3984 will assume the master is communicating with another I²C device and ignore the communications until the next start condition is sent.

Memory Address: During an I²C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.




Figure 10. DS3984's Slave Address Byte

I²C Communication

Writing a Data Byte to a Slave: The master must generate a start condition, write the slave address byte $(R/\overline{W} = 0)$, write the memory address, write the byte of data, and generate a stop condition. Remember the master must read the slave's acknowledgement during all byte write operations. See Figure 11 for more detail.

Acknowledge Polling: Any time EEPROM is written, the DS3984 requires the EEPROM write time (tw) after the stop condition to write the contents to EEPROM. During the EEPROM write time, the DS3984 will not acknowledge its slave address because it is busy. It is possible to take advantage of that phenomenon by repeatedly addressing the DS3984, which allows the next byte of data to be written as soon as the DS3984 is ready to receive the data. The alternative to acknowledge polling is to wait for a maximum period of tw to elapse before attempting to write again to the DS3984.

EEPROM Write Cycles: The number of times the DS3984's EEPROM can be written before it fails is specified in the *Nonvolatile Memory Characteristics* table. This specification is shown at the worst-case write temperature. The DS3984 is typically capable of handling many additional write cycles when the writes are performed at room temperature.

Reading a Data Byte from a Slave: To read a single byte from the slave the master generates <u>a start condition</u>, writes the slave address byte with $R/\overline{W} = 0$, writes the memory address, generates a repeated start condition, writes the slave address with $R/\overline{W} = 1$, reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition. See Figure 11 for more detail.

COMMUNICATIONS KEY	NOTES	
S START A ACK WHITE BOXES INDICATE THE MASTER IS CONTROLLING SDA	1) ALL BYTES ARE SENT MOST SIGNIFICANT BIT FIRST.	
P STOP N NOT SHADED BOXES INDICATE THE SLAVE IS CONTROLLING SDA	2) THE FIRST BYTE SENT AFTER A START CONDITION IS ALWAYS THE SLAVE ADDRESS FOLLOWED BY THE	
SR REPEATED X X X X X X X X X 8-BITS ADDRESS OR DATA	READ/WRITE BIT.	
WRITE A SINGLE BYTE S 1 0 1 0 0 0 A ₀ 0 A MEMORY ADDRESS A DATA	A P	
READ A SINGLE BYTE S 1 0 1 0 0 0 A ₀ 0 A MEMORY ADDRESS A SR 1 0 1 0 0 0	A ₀ 0 A DATA N P	

Figure 11. I²C Communications Examples

_Applications Information

Addressing Multiple DS3984s On a Common I²C Bus

Each DS3984 responds to one of two possible slave addresses based on the state of the address input (A₀). For information about device addressing see the I^2C Communications section.

Power-Supply Decoupling

To achieve best results, it is recommended that each VCC pin is decoupled with a $0.01\mu\text{F}$ or a $0.1\mu\text{F}$ capacitor to GND. Use high-quality, ceramic, surface-mount capacitors, and mount the capacitors as close as possible to the VCC and GND pins to minimize trace inductance.

Setting the RMS Lamp Current

Resistor R8 in the typical operating circuit (Figure 12) sets the lamp current. R8 = 140Ω corresponds to a 5mARMS lamp current as long as the current waveform is approximately sinusoidal. The formula to determine the resistor value for a given sinusoidal lamp current is:

$$R8 = \frac{1}{\sqrt{2} \times I_{LAMP(RMS)}}$$

Component Selection

External component selection has a large impact on the overall system performance and cost. The two most important external components are the transformers and n-channel MOSFETs.

The transformer should be able to operate in the 40kHz to 80kHz frequency range of the DS3984, and the turns ratio should be selected so the MOSFET drivers run at 28% to 35% duty cycle during steady state operation. The transformer must be able to withstand the high open-circuit voltage that will be used to strike the lamp. Additionally, its primary/secondary resistance and inductance characteristics must be considered because they contribute significantly to determining the efficiency and transient response of the system. Table 5 shows a transformer specification that has been utilized for a 12V inverter supply, 438mm x 2.2mm lamp design.

The n-channel MOSFET must have a threshold voltage that is low enough to work with logic-level signals, a low on-resistance to maximize efficiency and limit the n-channel MOSFET's power dissipation, and a break-down voltage high enough to handle the transient. The breakdown voltage should be a minimum of 3x the inverter voltage supply. Additionally, the total gate charge must be less than QG, which is specified in the *Recommended DC Operating Conditions* table. These specifications are easily met by many of the dual n-channel MOSFETs now available in SO-8 packages.

Table 6 lists suggested values for the external resistors and capacitors used in the typical operating circuit.

Table 5. Transformer Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Turns Ratio (Secondary/Primary)	(Notes 11, 12, 13)		40		
Frequency		40		80	kHz
Output Power				6	W
Output Current			5	8	mA
Primary DCR	Center tap to one end		200		mΩ
Secondary DCR			500		Ω
Primary Leakage			12		μΗ
Secondary Leakage			185		mH
Primary Inductance			70		μΗ
Secondary Inductance			500		mH
Center Tap Voltage		10.8	12	13.2	V
Canadary Output Valtage	100ms minimum	2000			\/
Secondary Output Voltage	Continuous	1000			V _{RMS}

Note 11: Primary should be Bifilar wound with center tap connection.

Note 12: Turns ratio is defined as secondary winding divided by the sum of both primary windings.

Note 13: 40:1 is the nominal turns ratio for driving a 438mm x 2.2mm lamp with a 12V supply. Refer to AN3375 for more information.

Table 6. Resistor and Capacitor Selection Guide

DESIGNATOR	QTY	VALUE	25°C TOLERANCE (%)	TEMPERATURE COEFFICIENT	NOTES
R1	1	10kΩ	1	_	_
R2	1	12.5kΩ to 105kΩ	1	_	See the Setting the SVM Threshold Voltage section.
R3	1	20 k Ω to 40 k Ω	1	≤153ppm/°C	2% or less total tolerance. See the <i>Lamp Frequency Configuration</i> section to determine value.
R4	1	18k Ω to 45k Ω	1	≤153ppm/°C	2% or less total tolerance. See the <i>Lamp Frequency Configuration</i> section to determine value.
R5	1	4.7kΩ	5	Any grade	_
R6	1	4.7kΩ	5	Any grade	_
R7	1	4.7 k Ω	5	Any grade	_
R8	1/Ch	140Ω	1	_	See the Setting the RMS Lamp Current section.
C1	1/Ch	100nF	10	X7R	Capacitor value will also affect LCM bias voltage during power-up. A larger capacitor may cause a longer time for VDCB to reach its normal operating level.
C2	1/Ch	10pF	5	±1000ppm/°C	2kV to 4kV breakdown voltage required.
C3	1/Ch	27nF	5	X7R	Capacitor value will also affect LCM bias voltage during power-up. A larger capacitor may cause a longer time for VDCB to reach its normal operating level.
C4	1/Ch	33µF	20	Any grade	_
C5	2/DS3984	0.1µF	10	X7R	Place close to V _{CC} and GND on DS3984.

Typical Operating Circuit




Figure 12. Typical Operating Circuit

Note 14: Only one channel shown to simplify drawing.

Note 15: See the Component Selection section for recommended external components.

Pin Configurations (continued)

TOP VIEW OVD4 GND LCM4 Vcc GB4 **BRIGHT** SVM GA4 GA1 OVD3 GB1 LCM3 LCM1 GB3 0VD1 8 GA3 **TQFP 7 x 7 x 1.0mm**

_Chip Information

TRANSISTOR COUNT: 70,200 SUBSTRATE CONNECTED TO: Ground

_Package Information

For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

24 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600