

DS21448DK 3.3V E1/T1/J1 Line Interface Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21448DK is an easy-to-use evaluation board for the DS21448 quad E1/T1/J1 LIU. It is intended to be used as a daughter card with the DK101 motherboard or the DK2000 motherboard. A surface-mounted DS21448 and careful layout of the analog signal traces provide maximum signal integrity to demonstrate the transmit and receive capabilities of the DS21448. The DK101/DK2000 motherboard and Dallas' ChipView software give point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate interrupt status and receive-carrier loss for all four ports. The evaluation board provides both RJ45 and BNC connectors for the line-side transmit and receive differential pairs on all four ports.

Each DS21448DK is shipped with a free DK101 motherboard. For complex applications, the DK2000 high-performance demo kit motherboard can be purchased separately.

Windows is a registered trademark of Microsoft Corp.

ORDERING INFORMATION

PART	DESCRIPTION
DS21448DK	DS21448 Design Kit Daughter Card (with included DK101 Motherboard)


FEATURES

- Demonstrates Key Functions of the DS21448
 Quad LIU
- Includes Transformers, BNC, and RJ45 Network Connectors and Termination Passives
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 and ChipView Software Provide Point-and-Click Access to the DS21448 Register Set
- Memory-Mapped FPGA Provides Flexible Clock and Signal Routing
- LEDs for Receive-Carrier Loss and Interrupt
- Easy-to-Read Silk-Screen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DESIGN KIT CONTENTS

DS21448DK Design Kit Daughter Card DK101 Demo Kit Motherboard CD-ROM

> ChipView Software DS21448DK Data Sheet DS21448 Data Sheet DK101 Data Sheet DS21448 Errata Sheet



www.DataSheet41

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
1	1	3.3V E1/T1/J1 line interface, 0°C to +70°C, 144-pin BGA	Dallas Semiconductor	DS21448
C1, C2, C6, C10, C12, C22, C24	7	0.47μF, 25V, 10% ceramic capacitors (1206)	Digi-Key	PCC1891CT-ND
C3–C5, C7, C8, C11, C21, C23, C25, C26	10	0.1μF, 16V, 10% ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C9	1	10μF, 16V, 20% tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
C13-C16	4	0.1μF, 25V, 10% ceramic capacitors (1206)	Digi-Key	PCC1883CT-ND
C17-C20	4	1μF, 16V, 10% ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
DS1-DS5	5	LED, red, SMD	Digi-Key	P500CT-ND
J1, J6–J13	9	Connector BNC RA, 5-pin	Kruvand	UCBJR220
J2	1	Connector, 10-pin, dual row, vertical	Digi-Key	S2012-05-ND
J3–J5	_	8-row by 2-column pin strip, 0.1" centers, 0.025" post	NA	Lab Stock
J14	1	RA RJ45, 8-pin, 4-port jack	Molex	43223-8140
J15, J16	2	Socket, SMD, 50-pin, dual row, vertical	Samtec	TFM-125-02-S-D-LC
R1–R16, R37–R41, R54–R57	25	0Ω, 1/8W, 5% resistors (1206)	Digi-Key	P0.0ETR-ND
R17, R20, R21, R25, R28–R36, R53	14	10kΩ, 1/10W, 1% resistors (0805)	Digi-Key	P10.0KCCT-ND
R18, R19, R22–R24, R26, R27	7	51.1Ω, 1/10W, 1% resistors (0805)	Digi-Key	P51.1CCT-ND
R42, R43	2	1.0kΩ, 1/10W, 1% resistors (0805)	Digi-Key	P1.00KCCT-ND
R44-R51	8	61.9Ω, 1/8W, 1% resistors (1206)	Digi-Key	P61.9FCT-ND
T1–T4	4	XFMR, dual, 16-pin SMT	Pulse Engineering	TX1099
U1	1	Xilinx CPLD 72 macrocell, 100-pin TQFP, 3.3V	Avnet	XC95142XL-10TQ100C

BASIC OPERATIONHardware Configuration

Using the DK101 Processor Board

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector is unused. Additionally, the TIM 5V supply headers are unused.)
- All processor-board DIP switch settings should be in the ON position with the exception of the flashprogramming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select Programs →
 ChipView → ChipView.

Using the DK2000 Processor Board

- www.DConnect the daughter card to the DK2000 processor board.
 - Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
 - From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select Programs →
 ChipView → ChipView.

General

- Upon power-up, the RCL LEDs are lit, and the INT LED is off.
- After power-up, the RCL LEDs extinguish upon external loopback.
- Due to the dual winding transformer, only the 120Ω line build-out (LBO) configuration setting is needed to cover both 75Ω E1 and 120Ω E1.

Miscellaneous

- Clock frequencies are provided by a register-mapped CPLD, which is on the DS21448 daughter card.
- The definition file for this CPLD is named DS21448DK02A0_CPLD.def. See the CPLD Register Map definitions.

Quick Setup (Register View)

- The PC loads the program, offering a choice between DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select Register View.
- The program requests a definition file. Select DS21448DK02A0 CPLD.DEF.
- The Register View Screen appears, showing the register names, acronyms, and values. Note the CPLD def file contains a link such that the def file for the DS21448 is also loaded. Selection among the def files is accomplished using the drop-down box on the right-hand side of the program window.
- From the drop-down box, select the DS21448 def file and configure register CCR3 of ports 1 through 4 with a 90h
 - The device begins transmitting a pseudo-random bit sequence. Upon external loopback, the RCL LED extinguishes, denoting that the device has found a carrier and has successfully decoded the pseudorandom bit sequence. For more advanced configurations, please refer to the DS21448 data sheet.

www.DataSheet4U.com

ADDRESS MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets in the *Daughter Card Address Map* table are relative to the beginning of the Daughter Card address space.

Daughter Card Address Map

OFFSET	DEVICE	FUNCTION
0X0000 to 0X0015	CPLD	Board ID, clock and signal routing
0X2000 to 0X2015	LIU Port 1	
0X3000 to 0X3015	LIU Port 2	Board is populated with either the DS21Q348 or the DS21448.
0X4000 to 0X4015	LIU Port 3	Please see the factory data sheet for details.
0X5000 to 0X5015	LIU Port 4	

Registers in the CPLD can be easily modified using ChipView, a host-based user-interface software with the definition file named DS21448DK02A0_CPLD.DEF. This file is included as part of the design kit documentation download (accessed through the DS21448's quick view data sheet) or the included CD-ROM. The definition file for the LIU is named *DS21448.def*.

CPLD Register Map

OFFSET	REGISTER	TYPE	FUNCTION
0X0000	BID	Read-Only	Board ID
0X0001			Unused
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	MCLK_SRC	Read-Write	MCLK Source Register
0X0012	TCLK1_SRC	Read-Write	TCLK1 Source Register
0X0013	TCLK2_SRC	Read-Write	TCLK2 Source Register
0X0014	TCLK3_SRC	Read-Write	TCLK3 Source Register
0X0015	TCLK4_SRC	Read-Write	TCLK4 Source Register

ID Registers

	OFFSET	NAME	FUNCTION
	0X0000	BID	Board ID. BID is read-only with a value of 0xD.
	0X0002	XBIDH	High Nibble Extended Board ID. XBIDH is read-only with a value of 0x00.
www	v0X0003ee	XBIDM	Middle Nibble Extended Board ID. XBIDM is read-only with a value of 0x02.
	0X0004	XBIDL	Low Nibble Extended Board ID. XBIDL is read-only with a value of 0x00.
	0X0005	BREV	Board FAB Revision. BREV is read-only and displays the current fab revision.
	0X0006	AREV	Board Assembly Revision. AREV is read-only and displays the assembly revision.
	0X0007	PREV	PLD Revision. PREV is read-only and displays the current PLD firmware revision.

Control Registers

The control registers are used set the clock frequency on the MCLK and TCLK pins. Options are 1.544MHz, 2.048MHz, external source (through AUX CLK BNC), and tri-state.

MCLK_SRC: MCLK SOURCE (OFFSET = 0x0011) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	MCLK_SRC.3	1 = Tri-state MCLK.
EXTOSC	MCLK_SRC.2	1 = Connect MCLK to the external oscillator.
2048MHZ	MCLK_SRC.1	1 = Connect MCLK to the 2.048MHz clock.
1544MHZ	MCLK SRC.0	1 = Connect MCLK to the 1.544MHz clock.

TCLK1_SRC: TCLK SOURCE (OFFSET = 0x0012) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME				
HI_Z	TCLK1_SRC.3	1 = Tri-state TCLK1.		
EXTOSC	TCLK1_SRC.2	1 = Connect TCLK1 to the external oscillator.		
2048MHZ	TCLK1_SRC.1	1 = Connect TCLK1 to the 2.048MHz clock.		
1544MHZ	TCLK1_SRC.0	1 = Connect TCLK1 to the 1.544MHz clock.		

TCLK2_SRC: TCLK SOURCE (OFFSET = 0x0013) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK2_SRC.3	1 = Tri-state TCLK2.
EXTOSC	TCLK2_SRC.2	1 = Connect TCLK2 to the external oscillator.
2048MHZ	TCLK2_SRC.1	1 = Connect TCLK2 to the 2.048MHz clock.
1544MHZ	TCLK2_SRC.0	1 = Connect TCLK2 to the 1.544MHz clock.

TCLK3_SRC: TCLK SOURCE (OFFSET = 0x0014) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME POSITION		FUNCTION
HI_Z	TCLK3_SRC.3	1 = Tri-state TCLK3.
EXTOSC	TCLK3_SRC.2	1 = Connect TCLK3 to the external oscillator.
ww. [2048MHZ U.co	m TCLK3_SRC.1	1 = Connect TCLK3 to the 2.048MHz clock.
1544MHZ	TCLK3_SRC.0	1 = Connect TCLK3 to the 1.544MHz clock.

TCLK4_SRC: TCLK SOURCE (OFFSET = 0x0015) INITIAL VALUE = 0x1

_	(MSB)							(LSB)
Ī	_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK4_SRC.3	1 = Tri-state TCLK4.
EXTOSC	TCLK4_SRC.2	1 = Connect TCLK4 to the external oscillator.
2048MHZ	TCLK4_SRC.1	1 = Connect TCLK4 to the 2.048MHz clock.
1544MHZ TCLK4_SRC.0		1 = Connect TCLK4 to the 1.544MHz clock.

DS21448 INFORMATION

For more information about the DS21448, please consult the DS21448 data sheet available on our website, www.maxim-ic.com/telecom.


TECHNICAL SUPPORT


For additional technical support, please email your questions to telecom.support@dalsemi.com.


SCHEMATICS


The D21448DK schematics are featured in the following pages.


www.DataSheet4U.com























	8	7	6	5	4	3	2	1
D	AØ 3C6<> A1 3C6<> A2 3C6<> A3 3C6<>	4B4<> 4B4<> 4B4<> 4B4<> AB4<> AB6< AB6< AB6	TCLK3 4D3 9C1 2 TCLK4 4D3 9C1 2 2 1 2 1 2 1	7: 7: 7: 7: 8: 8: 8:	•			
С	BPCLK3 2B44 9 BPCLK4 2A44 9 CLK1544_T 3B32 \\ CLK16384_T 3B30 \\ CS1 4C44 \\ CS2 4C44 \\ CS3 4B44 \\ CS4 4B4C \\ CS4 4B4C \\ CS1 3BC \\ DS214B_RESET 3B6 \\ D_AD1 2B8 \\ D_AD2 2B8 \\ D_AD3 2B8 \\ D_AD4 2B8 \\ D_AD5 2B8 \\ D_AD5 2B8 \\ D_AD5 2B8 \\ D_AD5 2B8 \\ D_AD6 2B8 \\ D_AD6 2B8 \\ D_AD7	BECO BE	RAINGS 261, 7886 781, 781, 781, 781, 781, 781, 781, 781,					
В	D_A07 2BB(-> INT 2B4(-> INT 2B4(-> MCLK 4D3(-> PBE01 2D4(-> PBE01 2D4(-> PBE02 2C4(-> PBE03 2B4(-> PBE03 2B4(-> PBE03 2B4(-> PBE04 2P4(-> PBE04 2P4(-> PBE04 2P4(-> PBE04 2P4(-> PBE04 2P4(-> PBE04 2P4(-> PBE04 3C7(-> PPC_IXCLK 3C7(-> PPC_IXCLK 3C7(-> PPC_IXCLK 3C7(-> PBC_IXCLK 3	9860 4C10 93670 4C10 93670 4C10 98370 4C10 98370 9C30 D20 9C20 9C20 9C20 9C20 9C20 9C20 9C20 9C						
e www.l	RCLK2 2C2> 9 RCLK3 2B2> 9 RCLK4 2A2> 9 RCLK6 2A2> 9 RCLK6 2A2> 9 RNEG2 2C4+ 9 RNEG3 2B4+ 9 RNEG3 2B4+ 9 RPOS1 2D4+ 9 RPOS1 2D4+ 9 RPOS2 2C4+ 9 RPOS3 2B4+ 9 RPOS3 2B4+ 9 RPOS3 2B4+ 9 RPOS3 2B4+ 9 RPING2 5BB> 2 RRING3 7BB> 2 RRING3 7BB> 2 RRING4 6BB> 2 RRING4 6BB> 2 RRING5 7BB> 2 RRING7 7BB> 2 RRING7 7BB> 2 RRING7 7BB> 2 RRING8 7BB> 2 RRING9	DECO CECCO						loove.
	TCLK1 4D3<>	4984 991(> 2024 901(> 2024	6	5	4	FNGINFER:	0348 DESIGN KIT	PAGE: 10 OF 11

	8	7	6	5	4	3	2	1	_
ם	*** Part Cross-Reference for 1 D5210348 2A3 2B3 2B6 C1 CAP 9A4 C2 CAP 9A5 C3 CAP 9A6 C4 CAP 9A3 C5 CAP 9A6 C6 CAP 9A3 C7 CAP 9A6 C8 CAP 9A6 C9 CAP 9A6 C10 CAP 9A6 C10 CAP 9A6 C11 CAP 9A6 C11 CAP 9A6 C12 CAP 9A6 C12 CAP 9A6 C12 CAP 9A6 C13 CAP 9A6 C14 CAP 9A6 C15 CAP 9A6 C16 CAP 9A6	203 203	R28 RES 4BB R29 RES 9C7 R30 RES 9C6 R31 RES 9DB R32 RES 9D7 R34 RES 9D8 R32 RES 9D7 R34 RES 9D7 R35 RES 9D7 R36 RES 9D7 R36 RES 9D7 R36 RES 9D7 R37 RES 3B6 R38 RES 4A6 R40 RES 4A8 R41 RES 4A8 R41 RES 4A6 R42 RES 4A6		•	•	,		ם
С	C13 CAP BAS C14 CAP SAS C15 CAP BAS C15 CAP BAS C15 CAP BAS C16 CAP TAS C17 CAP BCS C19 CAP BCS C29 CAP SCS C21 CAP BA4 C22 CAP BA4 C23 CAP BA3 C24 CAP BA3 C25 CAP BA3 C25 CAP BA2 C25 CAP BA2 C26 CAP BA2 C27 CAP C28 CAP BA3 C29 CAP C29 CA		R43 RES 4AB R44 RES 6AS R45 RES 6AS R47 RES SAS R47 RES SAS R48 RES 6AS R49 RES 7AS R69 RES ABA R61 RES 7AS R63 RES ABA R64 RES SAS R61 RES 7AS R65 RES ABA R64 RES SAI R65 RES ABA R65 RES ABA R65 RES ABA R67 RES BA2 R67 RES BA2 R67 RFR BA11-40UT BA4 BC4 T2 XFPR_2IN_40UT BA4 BC4 T4 XFPR_2IN_40UT BA4 BC4 T4 XFPR_2IN_40UT BA4 BC4 T4 XFPR_2IN_40UT BA4 BC4 T1 XFPR_2IN_40UT BA4 BC4						С
В	J1 CONN_ENC_SPIN 444 J2 CONN_LEP 4C8 J3 CONN_LEP 9D4 J4 CONN_LEP 9D2 J5 CONN_ENC_SPIN 762 J7 CONN_ENC_SPIN 762 J7 CONN_ENC_SPIN 561 J8 CONN_ENC_SPIN 561 J10 CONN_ENC_SPIN 501 J11 CONN_ENC_SPIN 702 J112 CONN_ENC_SPIN 702 J12 CONN_ENC_SPIN 702 J13 CONN_ENC_SPIN 501 J14 R745_B 5C2 6C2 7C2 CONN_ENC_SPIN 501 J15 CONN_ENC_SPIN 501 J16 CONN_ENC_SPIN 501 J17 CONN_ENC_SPIN 501 J18 R745_B 7C2 6C2 7C2 R7 R75 8A5 R8 R85 8A5		TP2 TSTPNT_SNG 4D2 TP3 TSTPNT_SNG 4D2 TP4 TSTPNT_SNG 9CB TP5 TSTPNT_SNG 9CB TP5 TSTPNT_SNG 9CB TP6 TSTPNT_SNG 9CB TP7 TSTPNT_SNG 9CB TP9 TSTPNT_SNG 9CB TSTPNT_SN						В
A	R4 RES 705 R5 RES 705 R6 RES 786 R6 RES 786 R7 RES 606 R8 RES 606 R9 RES 606 R10 RES 606 R11 RES 506 R11 RES 506 R12 RES 506 R13 RES 506 R14 RES 506 R15 RES 506 R14 RES 506 R15 RES 605 R16 RES 605 R17 RES 408 R18 RES 408 R19 RES 400 R21 RES 400 R22 RES 400 R23 RES 400 R23 RES 400 R24 RES 400 R25 RES 400 R25 RES 400 R26 RES 400 R27 RES 400 R28 RES 400 R29 RES 400 R29 RES 400 R20 RES 400 R21 RES 400 R21 RES 400 R22 RES 400 R23 RES 400 R23 RES 400 R24 RES 400 R25 RES 400 R25 RES 400 R25 RES 400 R26 RES 400 R27 RES 400 R27 RES 400 R28 RES 400 R29 RES 400 R29 RES 400 R20 RES 400 R20 RES 400 R20 RES 400 R21 RES 400 R21 RES 400 R22 RES 400 R23 RES 400 R25 RES 800							loove.	А
	R25 RES 4DB R26 RES 9C2 R27 RES 9B2	7	6	5	4	FNGINEED:	Q348 DESIGN KIT	PAGE: 11 OF 11	

This datasheet has been download from:

 $\underline{www.datasheet catalog.com}$

Datasheets for electronics components.

THE THE TOTAL PROPERTY OF THE PARTY OF THE P