National June 3, 2008



# DS10CP152Q Automotive 1.5 Gbps 2X2 LVDS Crosspoint Switch

#### **General Description**

The DS10CP152Q is a 1.5 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a  $100\Omega$  resistor to lower device return losses, reduce component count and further minimize board space.


#### **Features**

- AECQ-100 Grade 3
- DC 1.5 Gbps low jitter, low skew, low power operation
- Pin configurable, fully differential, non-blocking architecture
- Wide Input Common Mode Voltage Range allows DCcoupled interface to LVDS, CML and LVPECL drivers
- On-chip 100Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small SOIC-16 space saving package

#### **Applications**

- Automotive display applications
- Clock and data buffering and muxing
- SD/HD SDI Routers

# **Typical Application**




30063770


# **Ordering Code**

NSID	Function
DS10CP152QMA	2x2 Crosspoint Switch

# **Block Diagram**



# **Connection Diagram**



# **Pin Descriptions**

Pin Name	Pin	I/O, Type	Pin Description
	Number		
IN0+, IN0- ,	3, 4,	I, LVDS	Inverting and non-inverting high speed LVDS input pins.
IN1+, IN1-	6, 7		
OUT0+, OUT0-,	14, 13,	O, LVDS	Inverting and non-inverting high speed LVDS output pins.
OUT1+, OUT1-	11, 10		
SEL1, SEL0	1, 2	I, LVCMOS	Switch configuration pins.
EN0, EN1	16, 15	I, LVCMOS	Output enable pins.
NC	8, 9	NC	"NO CONNECT" pins.
VDD	5	Power	Power supply pin.
GND	12	Power	Ground pin.

≥1250V

## **Absolute Maximum Ratings** (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.3V to +4V Supply Voltage LVCMOS Input Voltage -0.3V to  $(V_{CC} + 0.3V)$ LVDS Input Voltage -0.3V to +4VLVDS Differential Input Voltage 0V to 1V LVDS Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ LVDS Differential Output Voltage 0V to 1V LVDS Output Short Circuit Current 5 ms Duration +105°C Junction Temperature Storage Temperature Range -65°C to +150°C Lead Temperature Range +260°C Soldering (4 sec.) Maximum Package Power Dissipation at 25°C M16A Package 1.10W

Package Thermal Resistance	
$\theta_{JA}$	+72.7°C/W
$\theta_{JC}$	+41.2°C/W
ESD Susceptibility	
HBM (Note 1)	≥8 kV
MM (Note 2)	≥250V

Note 1: Human Body Model, applicable std. JESD22-A114C

Note 2: Machine Model, applicable std. JESD22-A115-A

Note 3: Field Induced Charge Device Model, applicable std.
JESD22-C101-C

Doolsons Thomas Doolston

CDM (Note 3)

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V <sub>ID</sub> )	0		1	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C

#### **DC Electrical Characteristics**

Derate M16A Package

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

13.75 mW/°C above +25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS DC SPECIFICATIONS						
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>DD</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 3.6V V <sub>CC</sub> = 3.6V	40	175	250	μА
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = GND V <sub>CC</sub> = 3.6V		±1	±10	μА
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0V$		-0.9	-1.5	V
LVDS IN	PUT DC SPECIFICATIONS					
V <sub>ID</sub>	Input Differential Voltage		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} -0.05V$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
I <sub>IN</sub>	Input Current	$V_{IN} = 3.6V \text{ or } 0V$ $V_{CC} = 3.6V \text{ or } 0V$		±1	±10	μА
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω

	T	1					
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
LVDS O	LVDS OUTPUT DC SPECIFICATIONS						
$V_{OD}$	Differential Output Voltage		250	350	450	mV	
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV	
V <sub>os</sub>	Offset Voltage		1.05	1.2	1.375	V	
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV	
I <sub>os</sub>	Output Short Circuit Current (Note 8)	OUT to GND		-23	-55	mA	
		OUT to V <sub>CC</sub>		8	55	mA	
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF	
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω	
SUPPLY CURRENT							
I <sub>CC</sub>	Supply Current	EN0 = EN1 = H		58	70	mA	
I <sub>CCZ</sub>	Outputs Powered Down Supply Current	EN0 = EN1 = L		25	30	mA	

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

**Note 5:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

Note 7: Typical values represent most likely parametric norms for  $V_{CC} = +3.3 \text{V}$  and  $T_A = +25 ^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

#### **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10, 11)

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
LVDS OUTPU	T AC SPECIFICATIONS	•		•	•	•	
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	D - 4000			440	650	ps
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega$			400	650	ps
t <sub>SKD1</sub>	Pulse Skew  t <sub>PLHD</sub> - t <sub>PHLD</sub>   (Note 12)				40	120	ps
t <sub>SKD2</sub>	Channel to Channel Skew (Note 13)				25	60	ps
t <sub>SKD3</sub>	Part to Part Skew (Note 14)				45	190	ps
t <sub>LHT</sub>	Rise Time	D = 4000			170	350	ps
t <sub>HLT</sub>	Fall Time	$R_L = 100\Omega$			170	350	ps
t <sub>ON</sub>	Output Enable Time				5	20	μs
t <sub>OFF</sub>	Output Disable Time				3	12	ns
t <sub>SEL</sub>	Select Time				3	12	ns
JITTER PERF	ORMANCE (Note 11)						
t <sub>RJ1</sub>		V <sub>ID</sub> = 350 mV	135 MHz		0.5	1.2	ps
t <sub>RJ2</sub>	Random Jitter (RMS Value)	$V_{CM} = 1.2V$	311 MHz		0.5	1.2	ps
t <sub>RJ3</sub>		Clock (RZ)	503 MHz		0.5	1.2	ps
t <sub>RJ4</sub>			750 MHz		0.5	1.2	ps
t <sub>DJ1</sub>		V <sub>ID</sub> = 350 mV	270 Mbps		9	38	ps
t <sub>DJ2</sub>	Deterministic Jitter	$V_{CM} = 1.2V$	622 Mbps		7	36	ps
t <sub>DJ3</sub>	(Peak-to-Peak Value )	Clock (RZ)	1.06 Gbps		7	34	ps
t <sub>DJ4</sub>			1.5 Gbps		9	35	ps
t <sub>TJ1</sub>		$V_{ID} = 350 \text{ mV}$	270 Mbps		0.01	0.03	UI <sub>P-P</sub>
t <sub>TJ2</sub>	Total Jitter (Peak to Peak Value)	$V_{CM} = 1.2V$	622 Mbps		0.01	0.04	UI <sub>P-P</sub>
t <sub>TJ3</sub>	Total sitter (reak to reak value)	PRBS-23 (NRZ)	1.06 Gbps		0.01	0.05	UI <sub>P-P</sub>
t <sub>TJ4</sub>			1.5 Gbps		0.01	0.07	UI <sub>P-P</sub>

**Note 9:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t<sub>SKD1</sub>, lt<sub>PLHD</sub> – t<sub>PHLD</sub>|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13:  $t_{SKD2^+}$  Channel to Channel Skew, is the difference in propagation delay  $(t_{PLHD} \text{ or } t_{PHLD})$  among all output channels in Broadcast mode (any one input to all outputs).

Note 14: t<sub>SKD3</sub>, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

## **DC Test Circuits**





FIGURE 1. Differential Driver DC Test Circuit

# **AC Test Circuits and Timing Diagrams**



**FIGURE 2. Differential Driver AC Test Circuit** 




FIGURE 3. Propagation Delay Timing Diagram




FIGURE 4. LVDS Output Transition Times

Functional Description
The DS10CP152Q is a 1.5 Gbps 2x2 LVDS digital crosspoint switch optimized for high-speed signal routing and switching

over lossy FR-4 printed circuit board backplanes and balanced cables.

#### **TABLE 1. Switch Configuration Truth Table**

SEL1	SEL0	OUT1	OUT0
0	0	IN0	INO
0	1	IN0	IN1
1	0	IN1	IN0
1	1	IN1	IN1

#### **TABLE 2. Output Enable Truth Table**


EN1	EN0	OUT1	OUT0
0	0	Disabled	Disabled
0	1	Disabled	Enabled
1	0	Enabled	Disabled
1	1	Enabled	Enabled

#### INPUT INTERFACING

The DS10CP152Q accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS10CP152Q can be DC-coupled with all common dif-


ferential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS10CP152Q inputs are internally terminated with a  $100\Omega$  resistor.

30063733



Typical LVDS Driver DC-Coupled Interface to an DS10CP152Q Input

CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to an DS10CP152Q Input

LVPECL Driver  $100\Omega$  Differential T-Line  $100\Omega$  Differential T-Line  $100\Omega$  Differential T-Line  $100\Omega$ 


Typical LVPECL Driver DC-Coupled Interface to an DS10CP152Q Input

8

#### **OUTPUT INTERFACING**

The DS10CP152Q outputs signals compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and


assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS10CP152Q Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

9


# **Typical Performance Characteristics**



A 270 Mbps NRZ PRBS-7 After 2"
Differential FR-4 Stripline
V:100 mV / DIV, H:500 ps / DIV




A 622 Mbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:200 ps / DIV




A 1.06 Gbps NRZ PRBS-7 After 2"

Differential FR-4 Stripline
V:100 mV / DIV, H:200 ps / DIV



A 1.5 Gbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:100 ps / DIV

# Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS

M16A (Rev J)

Order Number DS10CP152QMA NS Package Number M16A

11

#### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ion.feedback@nsc.com