

DP8480A 10k ECL to TTL Level Translator with Latch

General Description

This circuit translates ECL input levels to TTL output levels and provides a fall-through latch. The TRI-STATE® outputs are designed to drive standard 50 pF loads. The strobe and chip select inputs operate at ECL levels.


Features

- 16-pin DIP
- TRI-STATE outputs
- ECL control inputs

Truth Table

- 8 ns typical propagation delay with 50 pF load
- Outputs are TRI-STATE during power up/down for glitch free operation
- 10k ECL input compatible

Logic and Connection Diagram



D	Q	STR	CS
Н	L	L	L
L	Н	L	L
Х	R	Н	L
Х	Hi-Z	х	Н

H = high level (most positive)

 $L\,=\,$ low level (most negative)

 $X\,=\,don't\;care$

Order Number DP8480AJ or DP8480AN See NS Package Number J16A or N16A

RRD-B30M105/Printed in U. S. A.

DP8480A 10k ECL to TTL Level Translator with Latch

© 1995 National Semiconductor Corporation TL/F/5861

April 1990

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{EE} Supply Voltage	-8V
V _{CC} Supply Voltage	7V
Input Voltage	GND to V _{EE}
Output Voltage	5.5V

 Maximum Power Dissipation* at 25°C

 Molded Package
 1476 mW

 Storage Temperature
 -65°C to +150°C

 *Derate molded package 11.8 mW/°C above 25°C.

Recommended Operating Conditions

V _{EE} Supply Voltage	$-5.2V$ $\pm10\%$
V _{CC} Supply Voltage	$5.0V~\pm10\%$
T _A , Ambient Temperature	0°C to 75°C

Electrical Characteristics (TTL Logic) Notes 2, 3 and 4

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OL}	Output Low Voltage	$I_{OL} = 12 \text{ mA}$			0.5	V
V _{OH}	Output High Voltage	$I_{OH} = -10 \text{ mA}$	V _{CC} -2V			V
I _{AV}	Output Low Drive Current	Force 2.5V	70	150		mA
los	Output High Drive Current	Force 0V	-70	-150	-350	mA
I _{OZ}	TRI-STATE Output Current		-50	1	+ 50	μΑ
ICC	Supply Current				35	mA

Electrical Characteristics (ECL Logic) Notes 2 and 3

Symbol	Parameter	Conditions	TA	Min	Тур	Max	Units
VIL	Input Low Voltage	$V_{EE} = -5.2V$	0° C 25°C 75°C	1870 1850 1830		1490 1475 1450	mV
VIH	Input High Voltage	$V_{EE} = -5.2V$	0°C 25°C 75°C	- 1145 - 1105 - 1045		-840 -810 -720	mV
Ι _{ΙL}	Input Low Current	$V_{IN} = V_{IL} Max$		r	50	125	μΑ
I _{IH}	Input High Current	$V_{IN} = V_{IH} Max$			75	750	μΑ
IEE	Supply Current					-55	mA

Switching Characteristics Notes 2 and 5

-	•	1				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PD1}	Strobe to Output Delay	$C_L = 50 pF$	4	9	15	ns
t _{PD2}	Data to Output Delay	$C_L = 50 pF$	3.5	8	15	ns
ts	Data Set-Up Time	(Note 6)	3.0	1.0		ns
t _H	Data Hold Time	(Note 6)	3.0	1.0		ns
t _{PW}	Strobe Pulse Width	(Note 6)	5.0	3.0		ns
t _{ZE}	Delay from Chip Select to Active State from Hi-Z State	$C_L = 50 pF$	6	15	25	ns
t _{EZ}	Delay from Chip Select to Hi-Z State from Active State	$C_L = 50 pF$	4.5	12	22	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified, min/max limits apply across the 0°C to 75°C ambient temperature range in still air and across the specified supply variations. All typical values are for $T_A = 25$ °C and nominal supply. Maximum propagation delays are specified with all outputs switching simultaneously.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.


Note 4: When DC testing I_{AV} or I_{OS} , only one output should be tested at a time and the current limited to 120 MA max.


Note 5: Unless otherwise specified, all AC measurements are referenced from the 50% level of the ECL input to the 0.8V level on negative transitions or the 2.4V level on positive transitions of the output. ECL input rise and fall times are 2.0 ns \pm 0.2 ns from 20% to 80%.


Note 6: Caution should be used when latching data while the outputs are switching. TTL outputs generate severe ground noise when switching. This noise can be sufficient to cause the ECL latch to loose data. Board mounting and good supply decoupling are desirable. The worst case conductions are with all outputs switching low simultaneously, the maximum capacitive loading on the outputs and the maximum V_{CC} supply voltage applied.














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications