

# ADVANCE INFORMATION

October 1992

DP83220 CDL Twisted Pair FDDI Transceiver Device

# DP83220 CDL<sup>™</sup> Twisted Pair FDDI Transceiver Device

## **General Description**

The Copper Data Link (CDL) Transceiver is an integrated circuit designed to interface directly with the National Semiconductor FDDI Chip Set or other FDDI PHY silicon, allowing low cost FDDI compatible data links over copper based media. The DP83220 Transceiver, with the proper compensation selected, will allow links of up to 100 meters over both Shielded Twisted Pair (STP) and Datagrade unshielded Twisted Pair (DTP). CDL surpasses a Bit Error Rate (BER) of <1  $\times$  10<sup>-12</sup> over both STP and DTP. The CDL is designed to meet the SDDI specification for FDDI transmission across Type 1 STP cable when used in conjunction with the appropriate transformer/filter module from Pulse Engineering.

- Features
- Fully compatible with current FDDI PHY standard
- Fully compatible with the SDDI PMD specification
- Requires a single +5V supply
- Isolated TX and RX power supplies for minimum noise coupling
- Allows use of Type 1 STP and Category 5 DTP cables
- No Transmit Clock required
- Loopback feature for board diagnostics
- Link Detect input provided



© 1995 National Semiconductor Corporation TL/F/11724

RRD-B30M105/Printed in U. S. A.

## **1.0 Functional Description**

The CDL Transceiver consists of nine major functional blocks as shown in *Figure 1*. The Transmit section includes the following: the Delay Line, the Delay Line Calibrator, the Media Format Logic, and the Current Output Driver circuitry with its bias circuitry. The Delay Line accepts the NRZI encoded data from the PMRD $\pm$  pins and provides a short "memory" of the bit that preceded the bit currently being transmitted. The Delay Line Calibrator allows the use of an external resistor which governs the time calibration of the delay line. The Delay Line outputs the data via taps which are tied to the Media Format Logic. The encoding logic is dependent on the state of the Media Select pin. The encoded data is routed to the Current Output Driver, through the TXO $\pm$  output pins and transformer coupled to the media.

The Receive section consists of the following: a differential input amplifier, Signal Detect circuitry, a Loopback Multiplexer, and differential 100K output drivers for data and Signal Detect. The Receive signal is input to the RXI $\pm$  pins from the receive isolation transformer. The input signal is sensed by the Signal Detect circuit. The input signal also drives a differential input amplifier whose output is coupled to the Loopback Mux logic. The 'sel' input which is driven by LBEN controls which data stream, RXI $\pm$  or Loopback data.

is routed to the differential 100K Output Driver. When in Loopback mode, the Signal Detect output driver is forced true. When receiving data from copper media, the signal detect circuit provides valid states to the Signal Detect output driver depending on the amplitude of the incoming signal and also allows the PMID $\pm$  outputs to switch. Cable Detect is the final gating function for data reception. If no media is detected, the transceiver will generate a logic low Signal Detect which will inhibit data reception by the PHY.

#### 1.1 SDDI OPERATION

The CDL allows full compatibility with the current SDDI specification. By allowing the MSEL pin to float, which forces the pin to V<sub>CC</sub>/2 internally, the SDDI mode of operation is selected. The appropriate transmit voltage amplitude must also be set by selecting a value of 2.6 k $\Omega$  for the TXREF resistor.

Finally, it is important to note that the CDL must be used in conjunction with the Pulse Engineering 8.3 magnetics module in order to conform to the current SDDI specification. No special terminations are required in connecting the Pulse Engineering 8.3 module to the CDL. (Refer to the typical SDDI schematic, *Figure 9.*)

Signal	Pin No.	Description	Туре		
V <sub>CC</sub>	13, 26	Vcc	Supply		
GND	14, 22	GND	Supply		
RXV <sub>CC</sub>	4, 27	Receive V <sub>CC</sub>	Supply		
RXGND	3, 28	Receive GND	Supply		
TXV <sub>CC</sub>	5, 11	Transmit V <sub>CC</sub>	Supply		
TXGND	7, 10	Transmit GND	Supply		
EXTV <sub>CC</sub>	23	External V <sub>CC</sub>	Supply		
RXI ±	2, 1	Receive Data Inputs	Current In		
PMID±	25, 24	Physical Media Indicate Data	ECL Out		
$PMRD\pm$	15, 16	Physical Media Request Data	ECL In		
TXO ±	9, 8	Transmit Data Outputs	Current Out		
SD±	20, 21	Signal Detect Outputs	ECL Out		
TXREF	6	Transmit Amplitude Reference	Current Out		
DELREF	12	Delay Line Calibration Reference	Current Out		
LBEN	19	Loopback Enable	CMOS In		
MSEL	17	Media Select	3-Level Select		
CDET	18	Cable Detect Bar	CMOS Schmitt Trigger In		

### 3.0 Pin Definitions

 $V_{CC}$  (13,26): Positive power supply for the 100K ECL compatible circuitry. The Transceiver operates from a single  $+\,5$   $V_{DC}$  power supply.

**GND (14,22):** Return path for the 100K ECL compatible circuitry power supply.

**RXV<sub>CC</sub> (4,27):** Positive power supply for the small signal receive circuitry. This power supply is intentionally separated from others to eliminate receive errors due to coupled supply noise.

**RXGND (3,28):** Return path for the receive power supply circuitry. This Power supply return is intentionally separated from others to eliminate receive errors due to coupled supply noise.

**TXV<sub>CC</sub> (5,11):** Positive power supply required by the analog portion of the transmit circuitry. This power supply is intentionally separated from the others to prevent supply noise from coupling to the transmit outputs.

**TXGND (7,10):** Return path for the analog transmit power supply circuitry. This supply return is intentionally separated from others to prevent supply noise from being coupled to the transmit outputs.

 $\ensuremath{\text{EXTV}_{\text{CC}}}$  (23): Positive power supply for receiver output circuitry.

 $\textbf{RXI}\pm$  (2,1): Balanced differential line receiver inputs. Signals meeting the input threshold for a given media type are output through  $\textbf{PMID}\pm$  as differential ECL.

 $\textbf{PMID}\pm$  (25,24): 100K ECL compatible differential outputs used as the source of the receive data for the DP83231 Clock Recover Device (CRDTM).

**PMRD** $\pm$  (15,16): Differential 100K compatible 4B5B NRZI transmit data inputs originating from the DP83251/55 Physical Layer Device (PLAYERTM).



 $\textbf{SD}\pm$  (20,21): Differential 100K ECL compatible Signal Detect outputs indicating that a valid signal is present at the RXI  $\pm$  inputs.

**DELREF (12):** A resistor is connected between this pin and GND. The value of this resistor controls the current into the delay line calibrator which, in turn controls the delay time of the delay line.

**TXREF (6):** A resistor is connected between this pin and TXGND. The value of this resistor controls the signal amplitude of the TXO $\pm$  data which drives the twisted pair.

**LBEN (19):** TTL compatible CMOS Loopback Enable input pin selects the internal loopback path which effectively routes the PMRD± data to the PMID± differential outputs.

**MSEL (17):** The Media Select input controls the compensation and output current required to drive to 100 meters of either STP or DTP media. This is a tri-level control pin. When forced to a low voltage, STP compensation is selected. Forcing a high voltage level will select the DTP compensation mode. Forcing a median voltage allows the device to operate in the transparent mode by deasserting pre-emphasis.

**CDET** (18): The Cable Detect input is provided to support the option of external Cable Detection circuitry. With CDET low, the CDL transceiver functions normally. When CDET is high, the signal detect output is forced low which inhibits data reception by the PHY. The exception is in the case of Loop Back, where Signal Detect is forced high regardless.



Symbol	Parameter		Conditions		Min		Тур		Max		Units	
V <sub>CC</sub>	Logic Power		Referenced to GND -0.5			6.0		V				
RXV <sub>CC</sub>	Received Power		Referenced to RXGND		-0.5				6.0		V	
TXV <sub>CC</sub>	Transmit Power		Referenced to TXGN	eferenced to TXGND		-0.5			6.0		V	
EXTV <sub>CC</sub>	ECL Output Power		Referenced to GND		-0.5			6.0			V	
I <sub>ECL</sub>	DC Output Current (High)								-50	)	mA	
ESD							TBD					
T <sub>storage</sub>	Storage Temperature				_	65		+ 150		0	°C	
4.1 RECOM	IMENDED OPERATING COND	ITIONS										
Symbol	Parameter		Conditions		Min	Т	vp	N	lax		Units	
Vcc	Supply Voltage				4.5	5	5.0		5.5		V	
TA	Operating Temperatur	re			0	25			70		°C	
PD	Power Dissipation					600					mW	
4.2 DC ELE	ECTRICAL CHARACTERISTIC	<b>S</b> T <sub>A</sub> =	25°C				I					
Symbol	Parameter		Conditions		N	lin	Тур		м	ax	Units	
VIHt	TTL High Level Input				2	2.0					V	
V <sub>ILt</sub>	TTL Low Level Input								0	.8	v	
VIHschmitt	Schmitt High Level Input				3	.7					V	
VILschmitt	Schmitt Low Level Input								1	.5	v	
V <sub>IHmsel</sub>	MSEL High Level Input				3.7					V		
V <sub>ILmsel</sub>	MSEL Low Level Input								1	.5	V	
V <sub>IMmsel</sub>	MSEL Middle Level Input						V <sub>CC</sub> /2	2			V	
V <sub>IHe</sub>	ECL High Level Input				V <sub>CC</sub> -	- 1165			V <sub>CC</sub> -	- 870	mV	
V <sub>ILe</sub>	ECL Low Level Input				V <sub>CC</sub> -	- 1830		\	V <sub>CC</sub> -	- 1475	mV	
V <sub>OHe</sub>	ECL High Level Output	Refer	to <i>Figure 4</i>		V <sub>CC</sub> - 1035				V <sub>CC</sub> - 870		mV	
V <sub>OLe</sub>	ECL Low Level Output	Refer	to Figure 4		V <sub>CC</sub> - 1830			\	V <sub>CC</sub> -	- 1605	mV	
I <sub>CC1</sub>		Refer	to <i>Figure 4</i>		90					mA		
ICCT	Total Supply Current	Refer	Refer to Figure 4		145				mA			
I <sub>TXO1</sub>	Transmit Current 1	Transmit Current / $100\Omega Z_0$						20		mA		
I <sub>TXO2</sub>	Transmit Current 2	Transmit Current / 150 $\Omega$ Z <sub>O</sub>		0					15		mA	
SD <sub>THon</sub>	Sig Det Turn-On Threshold	Refer to Figure 5, Note 1			60					mV		
SD <sub>THoff</sub>	Sig Det Turn-Off Threshold	Refer to Figure 5, Note 1				15			5	mV		
4.3 AC ELE	ECTRICAL CHARACTERISTIC	<b>s</b> T <sub>A</sub> =	25°C									
Symbol	Parameter		Conditions			Min	Ту	р	Ма	ax	Units	
t <sub>TXr/f</sub>	TX Driver Rise and Fall	Into $25\Omega$ in Parallel with 50 p		50 pF			1.0	6			ns	
t <sub>TXr/f</sub>	TX Driver Rise and Fall	Into $37.5\Omega$ in Parallel with 50 p			F	2.5		5			ns	
t <sub>TXpd</sub>	TX Propagation Delay	From PMRD $\pm$ to TXO $\pm$			6					ns		
t <sub>RXpd</sub>	RX Propagation Delay	From RXI $\pm$ to PMID $\pm$					10	)			ns	
TTYSKOW	TX Driver Skew			_	T		0	Γ			ps	





## 4.0 Electrical Characteristics (Continued)

## 4.3 TRANSMIT DATA AND CURRENT DRIVER OUTPUT



FIGURE 8. Typical Pre-Emphasized Current Waveform,  $I_{TXO+}$ 

TABLE I. Media Select

Mode	MSEL
STP	<1.5V
DTP	>3.7V
SDDI	Float

#### TABLE II. Data Paths and Signal Detect

TL/F/11724-9

LBEN	CDET	Data @ PMID $\pm$	SD+
0	1	RXI±	0
0	0	RXI±	1
1	1	PMRD ±	1
1	0	PMRD ±	1

Note: This table assumes that minimum signal's levels required by Signal Detect have been met.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.