

August 1986 Revised March 2000

# DM74LS86 Quad 2-Input Exclusive-OR Gate

## **General Description**


This device contains four independent gates each of which performs the logic exclusive-OR function.

#### **Ordering Code:**

	Order Number	Package Number	Package Description
DM74LS86M M14A			14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS86SJ M14D		M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
	DM74LS86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



# **Function Table**

Н

 $Y = A \oplus B = \overline{A} B + A\overline{B}$ 

H = HIGH Logic Level L = LOW Logic Level

© 2000 Fairchild Semiconductor Corporation

DS006380

www.fairchildsemi.com W W . D a t a S

## **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5 V	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min		0.25	0.4	
lı	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.2	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			40	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.6	mA
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	-20		-100	mA
Іссн	Supply Current with Outputs HIGH	V <sub>CC</sub> = Max (Note 4)		6.1	10	mA
Iccl	Supply Current with Outputs LOW	V <sub>CC</sub> = Max (Note 5)		9	15	mA

Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

#### **Switching Characteristics**


at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

	ol Parameter	Conditions	$R_L = 2 k\Omega$				
Symbol			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Other Input		18		23	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Low		17		21	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Other Input High		10		15	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output			12		15	ns

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I<sub>CCH</sub> is measured with all outputs OPEN, one input at each gate at 4.5V, and the other inputs grounded.

Note 5:  $I_{CCL}$  is measured with all outputs OPEN and all inputs grounded.



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS


0.050 (1.270) TYP

0.008-0.010 (0.203-0.254) TYP ALL LEADS

0.004 (0.102) ALL LEAD TIPS

 $\frac{0.014-0.020}{(0.356-0.508)}\,\mathrm{TYP}$ 

0.008 (0.203) TYP



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) 0.014-0.023 TYP (7.112) MIN 0.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP 0.325 <sup>+0.040</sup> -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$ 

www.fairchildsemi.com

N144 (REV.E)