

DM54LS73A/DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J

and K inputs is allowed to change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the levels of the other inputs.

Connection Diagram

Dual-In-Line Package



TI /F/8372_1

Order Number DM54LS73AJ, DM54LS73AW, DM74LS73AM or DM74LS73AN See NS Package Number J14A, M14A, N14A or W14B

Function Table

Inputs				Outputs		
CLR	CLK	J	K	Q	<u>ত</u>	
L	Х	X	х	L	Н	
н ,	↓	L	L	Q ₀	Ō₀	
н	↓	Н	L	н	L	
Н	→	L	Н	L	H	
Н	↓	н	Н	Toggle		
<u> </u>	H	X	X	Q ₀	₲₀	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

V = Negative going edge of pulse.

 Q_0 = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS73A			DM74LS73A			Units
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	t Voltage	2			2			٧
V _{IL}	Low Level input	Voltage			0.7			0.8	V
ЮН	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Outp	ut Current			4			8	mA
fCLK	Clock Frequenc	y (Note 2)	0		30	0		30	MHz
fCLK	Clock Frequency (Note 3)		0		25	0		25	MHz
tw	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25			25			
		Clear Low	25			25			
-44	Pulse Width (Note 3)	Clock High	25			25			ns
		Preset Low	30			30			
		Clear Low	30			30			
t _{SU}	Setup Time (Notes 1 and 2)		20 ↓			20↓			ns
t _{SU}	Setup Time (Notes 1 and 3)		25↓			25↓			ns
t _H	Hold Time (Notes 1 and 2)		ο↓			0 \$			ns
t _H	Hold Time (Notes 1 and 3)		5↓			5↓			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	$V_{\rm I}$ Input Clamp Voltage $V_{\rm CC} = Min, I_{\rm I} = -18 \text{ mA}$					-1.5	V
V _{OH} High Level Output Voltage		7 00 7011	DM54	2.5	3.4	 	
	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		V	
V _{OL} Low Level Output Voltage	1	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	v
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
I I	Input Current @ Max	V _{CC} = Max	J, K			0.1	
Input Voltage	V _I = 7V	Clear		-	0.3	mA	
			Clock			0.4	1
I _{IH} High Level Input Current	V _{CC} = Max V _I = 2.7V	J, K			20	μΑ	
		Clear			60		
		Clock			80		
I _{IL} Low Level Input Current		V _{CC} = Max V _I = 0.4V	J, K			-0.4	mA
	Current		Clear			-0.8	
			Clock			-0.8	
Short Circuit Output Current		V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
lcc	Supply Current	V _{CC} = Max (Note 3)	-		4	6	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency		30		25		MHz
tPHL	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		20		24	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q	·	20		24	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state, an equivalent test may be performed where $V_O=2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock is grounded.