

## 5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

### General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is trans-

ferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### Features

- Alternate Military/Aerospace device (5476) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

### Connection Diagram



Order Number 5476DMQB, 5476FMQB,  
DM5476J, DM5476W or DM7476N  
See NS Package Number J16A, N16E or W16A

### Function Table

| Inputs |     |              |   |   | Outputs |             |
|--------|-----|--------------|---|---|---------|-------------|
| PR     | CLR | CLK          | J | K | Q       | $\bar{Q}$   |
| L      | H   | X            | X | X | H       | L           |
| H      | L   | X            | X | X | L       | H           |
| L      | L   | X            | X | X | H*      | H*          |
| H      | H   | $\downarrow$ | L | L | $Q_0$   | $\bar{Q}_0$ |
| H      | H   | $\downarrow$ | H | L | H       | L           |
| H      | H   | $\downarrow$ | L | H | L       | H           |
| H      | H   | $\downarrow$ | H | H | Toggle  | Toggle      |

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

$\downarrow$  = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

\* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

$Q_0$  = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

**5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops  
with Clear, Preset, and Complementary Outputs**

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

|                                      |                 |
|--------------------------------------|-----------------|
| Supply Voltage                       | 7V              |
| Input Voltage                        | 5.5V            |
| Operating Free Air Temperature Range |                 |
| DM54 and 54                          | −55°C to +125°C |
| DM74                                 | 0°C to +70°C    |
| Storage Temperature Range            | −65°C to +150°C |

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions


| Symbol           | Parameter                      | DM5476     |     |      | DM7476 |     |      | Units |
|------------------|--------------------------------|------------|-----|------|--------|-----|------|-------|
|                  |                                | Min        | Nom | Max  | Min    | Nom | Max  |       |
| V <sub>CC</sub>  | Supply Voltage                 | 4.5        | 5   | 5.5  | 4.75   | 5   | 5.25 | V     |
| V <sub>IH</sub>  | High Level Input Voltage       | 2          |     |      | 2      |     |      | V     |
| V <sub>IL</sub>  | Low Level Input Voltage        |            |     | 0.8  |        |     | 0.8  | V     |
| I <sub>OH</sub>  | High Level Output Current      |            |     | −0.4 |        |     | −0.4 | mA    |
| I <sub>OL</sub>  | Low Level Output Current       |            |     | 16   |        |     | 16   | mA    |
| f <sub>CLK</sub> | Clock Frequency (Note 6)       | 0          |     | 15   | 0      |     | 15   | MHz   |
| t <sub>w</sub>   | Pulse Width (Note 6)           | Clock High | 20  |      | 20     |     |      | ns    |
|                  |                                | Clock Low  | 47  |      | 47     |     |      |       |
|                  |                                | Preset Low | 25  |      | 25     |     |      |       |
|                  |                                | Clear Low  | 25  |      | 25     |     |      |       |
| t <sub>SU</sub>  | Input Setup Time (Notes 1 & 6) | 0 ↑        |     |      | 0 ↑    |     |      | ns    |
| t <sub>H</sub>   | Input Hold Time (Notes 1 & 6)  | 0 ↓        |     |      | 0 ↓    |     |      | ns    |
| T <sub>A</sub>   | Free Air Operating Temperature | −55        |     | 125  | 0      |     | 70   | °C    |

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)


| Symbol          | Parameter                         | Conditions                                                                                   | Min    | Typ (Note 2) | Max  | Units |
|-----------------|-----------------------------------|----------------------------------------------------------------------------------------------|--------|--------------|------|-------|
| V <sub>I</sub>  | Input Clamp Voltage               | V <sub>CC</sub> = Min, I <sub>I</sub> = −12 mA                                               |        |              | −1.5 | V     |
| V <sub>OH</sub> | High Level Output Voltage         | V <sub>CC</sub> = Min, I <sub>OH</sub> = Max<br>V <sub>IL</sub> = Max, V <sub>IH</sub> = Min | 2.4    | 3.4          |      | V     |
| V <sub>OL</sub> | Low Level Output Voltage          | V <sub>CC</sub> = Min, I <sub>OL</sub> = Max<br>V <sub>IH</sub> = Min, V <sub>IL</sub> = Max |        | 0.2          | 0.4  | V     |
| I <sub>I</sub>  | Input Current @ Max Input Voltage | V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V                                                 |        |              | 1    | mA    |
| I <sub>IH</sub> | High Level Input Current          | V <sub>CC</sub> = Max<br>V <sub>I</sub> = 2.4V                                               | J, K   |              | 40   | μA    |
|                 |                                   |                                                                                              | Clock  |              | 80   |       |
|                 |                                   |                                                                                              | Clear  |              | 80   |       |
|                 |                                   |                                                                                              | Preset |              | 80   |       |
| I <sub>IL</sub> | Low Level Input Current           | V <sub>CC</sub> = Max<br>V <sub>I</sub> = 0.4V<br>(Note 5)                                   | J, K   |              | −1.6 | mA    |
|                 |                                   |                                                                                              | Clock  |              | −3.2 |       |
|                 |                                   |                                                                                              | Clear  |              | −3.2 |       |
|                 |                                   |                                                                                              | Preset |              |      |       |



## Physical Dimensions inches (millimeters) (Continued)



**16-Lead Molded Dual-In-Line Package (N)**  
Order Number DM7476N  
NS Package Number N16E



**16-Lead Ceramic Flat Package (W)**  
Order Number 5476FMQB or DM7476W  
NS Package Number W16A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: (800) 272-9959  
Fax: (800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408