


AMI5HG 0.5 micron CMOS Gate Array

Description

DL031 is a transparent, unbuffered D latches with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table	Pin Loading																																													
	<table><tr><th>SN</th><th>RN</th><th>D</th><th>GN</th><th>Q</th></tr><tr><td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td></tr><tr><td>L</td><td>H</td><td>X</td><td>X</td><td>H</td></tr><tr><td>H</td><td>L</td><td>X</td><td>X</td><td>L</td></tr><tr><td>H</td><td>H</td><td>X</td><td>H</td><td>NC</td></tr><tr><td>H</td><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td><td>L</td><td>H</td></tr></table> NC = No Change IL = Illegal	SN	RN	D	GN	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	X	H	NC	H	H	L	L	L	H	H	H	L	H	<table><tr><th></th><th>Equivalent Load</th></tr><tr><td>D</td><td>1.0</td></tr><tr><td>GN</td><td>1.0</td></tr><tr><td>SN</td><td>1.0</td></tr><tr><td>RN</td><td>1.0</td></tr></table>		Equivalent Load	D	1.0	GN	1.0	SN	1.0	RN	1.0
SN	RN	D	GN	Q																																											
L	L	X	X	IL																																											
L	H	X	X	H																																											
H	L	X	X	L																																											
H	H	X	H	NC																																											
H	H	L	L	L																																											
H	H	H	L	H																																											
	Equivalent Load																																														
D	1.0																																														
GN	1.0																																														
SN	1.0																																														
RN	1.0																																														

Equivalent Gates 5.0

HDL Syntax

Verilog DL031 *inst_name* (Q, D, GN, RN, SN);

VHDL *inst_name*: DL031 port map (Q, D, GN, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	TBD	nA
$EQ_{L_{pd}}$	8.4	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
D		Q	t_{PLH}	0.48	0.52	0.63	0.73	0.78
			t_{PHL}	0.57	0.63	0.78	0.92	1.00
GN		Q	t_{PLH}	0.58	0.63	0.73	0.81	0.86
			t_{PHL}	0.71	0.76	0.92	1.08	1.19
SN		Q	t_{PLH}	0.14	0.18	0.28	0.37	0.43
			t_{PHL}	0.20	0.25	0.41	0.55	0.64
RN		Q	t_{PLH}	0.52	0.55	0.65	0.75	0.82
			t_{PHL}	0.48	0.54	0.70	0.85	0.95

AMI5HG 0.5 micron CMOS Gate Array

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Delay (ns)		Parameter	Value
From	To		
Min GN Width	Low	t_w	0.71
Min RN Width	Low	t_w	0.16
Min SN Width	Low	t_w	0.73
Min D Setup		t_{su}	0.55
Min D Hold		t_h	0.14
Min SN Setup		t_{su}	0.21
Min SN Hold		t_h	0.46
Min RN Setup		t_{su}	0.52
Min RN Hold		t_h	0.24

Logic Schematic

