

# MOS INTEGRATED CIRCUIT $\mu$ PD720100A

#### **USB2.0 HOST CONTROLLER**



The  $\mu$ PD720100A complies with the Universal Serial Bus Specification Revision 2.0 and Open Host Controller Interface Specification for full-/low-speed signaling and Intel's Enhanced Host Controller Interface Specification for high-speed signaling and works up to 480 Mbps. The  $\mu$ PD720100A is integrated three host controller cores with PCI interface and USB2.0 transceivers into a single chip.

Detailed function descriptions are provided in the following user's manual. Be sure to read the manual before designing.  $\mu$ PD720100A User's Manual: S15534E

#### **FEATURES**

- Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12/480 Mbps)
- Compliant with Open Host Controller Interface Specification for USB Rev 1.0a
- Compliant with Enhanced Host Controller Interface Specification for USB Rev 0.95
- PCI multi-function device consists of two OHCI host controller cores for full-/low-speed signaling and one EHCI
  host controller core for high-speed signaling.
- · Root hub with five (max.) downstream facing ports which are shared by OHCI and EHCI host controller core
- All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) transaction.
- Configurable number of downstream facing ports (2 to 5)
- 32-bit 33 MHz host interface compliant to PCI Specification release 2.2.
- Supports PCI Mobile Design Guide Revision 1.1.
- Supports PCI-Bus Power Management Interface Specification release 1.1.
- · PCI Bus bus-master access
- System clock is generated by 30 MHz X'tal or 48 MHz clock input.
- Operational registers direct-mapped to PCI memory space
- Legacy support for all downstream facing ports. Legacy support features allow easy migration for motherboard implementation.
- 3.3 V power supply, PCI signal pins have 5 V tolerant circuit.


#### ORDERING INFORMATION

	Part Number	Package	
*	μPD720100AGM-8ED	160-pin plastic LQFP (Fine pitch) (24 $\times$ 24)	
	$\mu$ PD720100AGM-8EY	160-pin plastic LQFP (Fine pitch) (24 $\times$ 24)	
	μPD720100AS1-2C	176-pin plastic FBGA (15 × 15)	

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



#### **BLOCK DIAGRAM**



2

NEC  $\mu$ PD720100A

PCI Bus Interface :handles 32-bits 33 MHz PCI Bus master and target function which comply with PCI

specification release 2.2. The number of enabled ports are set by bit in configuration

space.

Arbiter :arbitrates among two OHCl Host controller cores and one EHCl Host controller core.

OHCI Host Controller #1 :handles full- (12 Mbps)/low-speed (1.5 Mbps) signaling at port 1, 3, and 5.

OHCI Host Controller #2 :handles full- (12 Mbps)/low-speed (1.5 Mbps) signaling at port 2 and 4.

EHCI Host Controller :handles high- (480 Mbps) signaling at port 1, 2, 3, 4, and 5.

Root Hub :handles USB hub function in Host controller and controls connection (routing)

between Host controller core and port.

PHY :consists of high-speed transceiver, full-/low-speed transceiver, serializer, deserializer,

etc

INTA0 :is the PCI interrupt signal for OHCI Host Controller #1.

INTB0 :is the PCI interrupt signal for OHCI Host Controller #2.

INTC0 :is the PCI interrupt signal for EHCI Host Controller.

SMI0 : is the interrupt signal which is specified by Open Host Controller Interface

Specification for USB Rev 1.0a. The SMI signal of each OHCI Host Controller

appears at this signal.

PME0 : is the interrupt signal which is specified by PCI-Bus Power Management Interface

Specification release 1.1. Wakeup signal of each host controller core appears at this


signal.



#### PIN CONFIGURATION

- 160-pin plastic LQFP (Fine pitch) (24 × 24)
- $\star$   $\mu$ PD720100AGM-8ED  $\mu$ PD720100AGM-8EY

## **Top View**





Pin No.	Pin Name						
1	V <sub>DD</sub>	41	Vss	81	V <sub>DD</sub>	121	Vss
2	NTEST1	42	Vss	82	AD5	122	Vss
3	NTEST2	43	AD23	83	AD4	123	RSDM1
4	TEST	44	SMC	84	AD3	124	DM1
5	XT1/SCLK	45	SIN/TIN	85	AD2	125	V <sub>DD</sub>
6	XT2	46	SOT/TOUT	86	AD1	126	DP1
7	LEGC	47	AD22	87	AD0	127	RSDP1
8	V <sub>DD</sub>	48	AD21	88	CRUN0	128	Vss
9	Vss	49	AD20	89	VDD_PCI	129	RSDM2
10	VCCRST0	50	AD19	90	SRDTA	130	DM2
11	SMI0	51	V <sub>DD</sub>	91	SRCLK	131	V <sub>DD</sub>
12	IRI1	52	AD18	92	SRMOD	132	DP2
13	IRI2	53	AD17	93	OCI1	133	RSDP2
14	IRO1	54	AD16	94	PPON1	134	Vss
15	IRO2	55	CBE20	95	OCI5	135	V <sub>DD</sub>
16	A20S	56	FRAME0	96	OCI2	136	AVss
17	PME0	57	IRDY0	97	OCI4	137	AV <sub>DD</sub>
18	PCLK	58	TRDY0	98	AMC	138	PC2
19	VBBRST0	59	DEVSEL0	99	OCI3	139	AVss
20	V <sub>DD</sub>	60	VDD_PCI	100	V <sub>DD</sub>	140	PC1
21	Vss	61	STOP0	101	Vss	141	N.C.
22	VDD_PCI	62	PERR0	102	PPON2	142	AV <sub>DD</sub>
23	INTA0	63	SERR0	103	PPON3	143	AVss (R)
24	INTB0	64	PAR	104	SCK/TCLK	144	RREF
25	INTC0	65	CBE10	105	PPON4	145	AVss
26	PIN_EN	66	Vss	106	TEB	146	V <sub>DD</sub>
27	GNT0	67	AD15	107	PPON5	147	Vss
28	REQ0	68	AD14	108	Vss	148	RSDM3
29	AD31	69	AD13	109	CLKSEL	149	DM3
30	AD30	70	V <sub>DD</sub>	110	Vss	150	V <sub>DD</sub>
31	Vss	71	AD12	111	RSDM5	151	DP3
32	AD29	72	AD11	112	DM5	152	RSDP3
33	AD28	73	AD10	113	V <sub>DD</sub>	153	Vss
34	AD27	74	AD9	114	DP5	154	RSDM4
35	AD26	75	AD8	115	RSDP5	155	DM4
36	AD25	76	CBE00	116	Vss	156	V <sub>DD</sub>
37	AD24	77	AD7	117	SELDAT	157	DP4
38	CBE30	78	AD6	118	N.C.	158	RSDP4
39	IDSEL	79	Vss	119	SELCLK	159	Vss
40	V <sub>DD</sub>	80	Vss	120	V <sub>DD</sub>	160	Vss

**Remark** AVss (R) should be used to connect RREF through 1 % precision reference resistor of 9.1 k $\Omega$ .



# • 176-pin plastic FBGA (15 × 15)

 $\mu$ PD720100AS1-2C

# **Bottom View**

	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45		17
30	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	46	16
29	88	141	142	143	144	145	146	147	148	149	150	151	152	153	104	47	15
28	87	140					171	172	173					154	105	48	14
27	86	139								-				155	106	49	13
26	85	138												156	107	50	12
25	84	137												157	108	51	11
24	83	136	170										174	158	109	52	10
23	82	135	169										175	159	110	53	9
22	81	134	168										176	160	111	54	8
21	80	133		•										161	112	55	7
20	79	132												162	113	56	6
19	78	131												163	114	57	5
18	77	130					167	166	165					164	115	58	4
17	76	129	128	127	126	125	124	123	122	121	120	119	118	117	116	59	3
16	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	2
L	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		1
U	Т	R	Р	N	М	L	K	J	Н	G	F	Е	D	С	В	Α	

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	Vss	45	V <sub>DD</sub>	89	SELCLK	133	PPON1
2	Vss	46	NTEST1	90	Vss	134	OCI4
3	SMC	47	NANDTEST	91	RSDM1	135	Vss
4	AD20	48	TEST	92	RSDP1	136	SCK/TCLK
5	AD18	49	Vss	93	DM2	137	PPON5
6	CBE20	50	IRI1	94	RSDP2	138	Vss
7	DEVSEL0	51	IRO2	95	AVss	139	V <sub>DD</sub>
8	V <sub>DD_PCI</sub>	52	VBBRST0	96	PC2	140	RSDP5
9	SERR0	53	V <sub>DD</sub>	97	AVss	141	V <sub>DD</sub>
10	Vss	54	INTA0	98	DM3	142	DP1
11	AD14	55	PIN_EN	99	DP3	143	Vss
12	AD11	56	REQ0	100	RSDM4	144	V <sub>DD</sub>
13	CBE00	57	AD29	101	DP4	145	Vss
14	AD6	58	AD25	102	Vss	146	AV <sub>DD</sub>
15	Vss	59	CBE30	103	Vss	147	N.C.
16	AD5	60	N.C.	104	V <sub>DD</sub>	148	RREF
17	N.C.	61	IDSEL	105	NTEST2	149	Vss
18	AD3	62	Vss	106	LEGC	150	V <sub>DD</sub>
19	V <sub>DD_PCI</sub>	63	AD23	107	VCCRST0	151	Vss
20	SRMOD	64	AD22	108	IRI2	152	DM4
21	OCI5	65	AD19	109	A20S	153	XT1/SCLK
22	OCI3	66	AD17	110	PCLK	154	XT2
23	V <sub>DD</sub>	67	FRAME0	111	INTC0	155	V <sub>DD</sub>
24	PPON3	68	TRDY0	112	AD31	156	SMI0
25	TEB	69	CBE10	113	Vss	157	IRO1
26	Vss	70	AD13	114	AD27	158	PME0
27	DM5	71	AD12	115	AD24	159	Vss
28	Vss	72	AD9	116	V <sub>DD</sub>	160	INTB0
29	N.C.	73	AD7	117	SIN/TIN	161	GNT0
30	N.C.	74	Vss	118	SOT/TOUT	162	AD30
31	Vss	75	Vss	119	AD21	163	AD28
32	N.C.	76	V <sub>DD</sub>	120	V <sub>DD</sub>	164	AD26
33	DM1	77	AD4	121	AD16	165	Vss
34	RSDM2	78	AD0	122	IRDY0	166	V <sub>DD</sub>
35	DP2	79	SRDTA	123	STOP0	167	PERR0
36	V <sub>DD</sub>	80	OCI1	124	PAR	168	Vss
37	AVss	81	OCI2	125	AD15	169	Vss
38	PC1	82	AMC	126	V <sub>DD</sub>	170	PPON2
39	AVss (R)	83	PPON4	127	AD10	171	Vss
40	V <sub>DD</sub>	84	CLKSEL	128	AD8	172	Vss
41	RSDM3	85	RSDM5	129	AD2	173	AV <sub>DD</sub>
42	RSDP3	86	DP5	130	AD1	174	Vss
43	N.C.(V <sub>DD</sub> )	87	SELDAT	131	CRUN0	175	V <sub>DD</sub>
44	RSDP4	88	V <sub>DD</sub>	132	SRCLK	176	V <sub>DD_PCI</sub>

**Remarks 1.** Pin 43 can be opened. But this signal is connected to pin 45 in the package. Should not be connected to GND.

2. AVss (R) should be used to connect RREF through 1 % precision reference resistor of 9.1 k $\Omega$ .



## 1. PIN INFORMATION

(1/2)

	1		1	(1/2)
Pin Name	I/O	Buffer Type	Active Level	Function
AD (31:0)	I/O	5 V PCI I/O		PCI "AD [31 : 0]" signal
CBE (3:0)0	I/O	5 V PCI I/O		PCI "C/BE [3 : 0]" signal
PAR	I/O	5 V PCI I/O		PCI "PAR" signal
FRAME0	I/O	5 V PCI I/O		PCI "FRAME#" signal
IRDY0	I/O	5 V PCI I/O		PCI "IRDY#" signal
TRDY0	I/O	5 V PCI I/O		PCI "TRDY#" signal
STOP0	I/O	5 V PCI I/O		PCI "STOP#" signal
IDSEL	1	5 V PCI Input		PCI "IDSEL" signal
DEVSEL0	I/O	5 V PCI I/O		PCI "DEVSEL#" signal
REQ0	0	5 V PCI Output		PCI "REQ#" signal
GNT0	1	5 V PCI Input		PCI "GNT#" signal
PERR0	I/O	5 V PCI I/O		PCI "PERR#" signal
SERR0	0	5 V PCI N-ch Open Drain		PCI "SERR#" signal
INTA0	0	5 V PCI N-ch Open Drain	Low	PCI "INTA#" signal
INTB0	0	5 V PCI N-ch Open Drain	Low	PCI "INTB#" signal
INTC0	0	5 V PCI N-ch Open Drain	Low	PCI "INTC#" signal
PCLK	I	5 V PCI Input		PCI "CLK" signal
VBBRST0	I	5 V PCI Input	Low	Hardware Reset for Chip
CRUN0	I/O	5 V PCI I/O		PCI "CLKRUN#" signal
PME0	0	5 V PCI N-ch Open Drain	Low	PCI "PME#" signal
VCCRST0	1	5 V tolerant Input	Low	RESET for Power Management
SMI0	0	5 V tolerant N-ch Open Drain	Low	System management interrupt output
PIN_EN	1	5 V tolerant Input	High	PCI Interface enable
XT1/SCLK	I	Input		System clock input or Oscillator In
XT2	0	Output		Oscillator Out
DP (5 : 1)	I/O	USB high speed D+I/O		USB's high speed D+ signal
DM (5 : 1)	I/O	USB high speed D-I/O		USB's high speed D- signal
RSDP (5 : 1)	0	USB full speed D+ O		USB's full speed D+ signal
RSDM (5 : 1)	0	USB full speed D- O		USB's full speed D- signal
OCI (5 : 1)	I (I/O)	5 V tolerant Input	Low	USB Root Hub Port's overcurrent status input
PPON (5 : 1)	O (I/O)	5 V tolerant Output	High	USB Root Hub Port's power supply control output
LEGC	I (I/O)	Input	High	Legacy support switch
IRI1	I (I/O)	5 V tolerant Input	High	INT input from keyboard
IRI2	I (I/O)	5 V tolerant Input	High	INT input from mouse
IRO1	0	5 V tolerant Output	High	INT output from keyboard
IRO2	0	5 V tolerant Output	High	INT output from mouse
A20S	0	5 V tolerant 3-state Output		GateA20 State output

(2/2)

				(2,2)
Pin Name	I/O	Buffer Type	Active Level	Function
RREF	Α	Analog		Reference resistor
PC1	Α	Analog		Capacitor for PLL
PC2	Α	Analog		Capacitor for PLL
NTEST(2:1)	I	Input with 12 kΩ Pull down R	High	Test pin
SMC	I	Input with 50 kΩ Pull down R	High	Scan mode control
SIN/TIN	- 1	Input with 50 kΩ Pull down R		Scan input or RAM BIST input
SOT/TOUT	0	Output		Scan output or RAM BIST output
TEB	I	Input with 50 kΩ Pull down R	High	BIST enable
AMC	I	Input with 50 kΩ Pull down R	High	ATG mode control
SCK/TCLK	I	Input with 50 kΩ Pull down R		Scan clock or RAM BIST clock
CLKSEL	I	Input with 50 kΩ Pull down R		Clock select signal
TEST	I	Input with 50 kΩ Pull down R	High	Test Control
NANDTEST	- 1	Input with 50 kΩ Pull down R	High	NAND Tree Test enable
SELDAT	0	Output		Test signal
SELCLK	0	Output		Test signal
SRCLK	0	Output		Serial ROM Clock Out
SRDTA	I/O	I/O		Serial ROM Data
SRMOD	I	Input with 50 kΩ Pull down R	High	Serial ROM Input Enable
AV <sub>DD</sub>		-		V <sub>DD</sub> for Analog circuit
V <sub>DD</sub>				V <sub>DD</sub>
V <sub>DD_PCI</sub>				5 V (5 V PCI) or 3.3 V (3.3 V PCI)
AVss				Vss for Analog circuit
Vss				Vss
N.C.				Not connect

Remarks 1. "5 V tolerant" means that the buffer is 3 V buffer with 5 V tolerant circuit.

- 2. "5 V PCI" indicates a PCI buffer, which complies with the 3 V PCI standard, has a 5 V tolerant circuit. It does not indicate a buffer that fully complies with 5 V PCI standard. However, this function can be used for evaluating the operation of a device on a 5V add-in card.
- **3.** The signal marked as "(I/O)" in the above table operates as I/O signals during testing. However, they do not need to be considered in normal use.

#### 2. ELECTRICAL SPECIFICATIONS

#### 2.1 Buffer List

3 V input buffer with Pull down resister

NTEST1, NTEST2, TEST, SMC, SIN/TIN, SRMOD, AMC, SCK/TCLK, CLKSEL, TEB

3 V output buffer

SOT/TOUT (IoL = 9 mA), SRCLK (IoL = 3 mA)

• 3 V bi-directional buffer

LEGC (IoL = 9 mA), SRDTA (IoL = 3 mA)

3 V Oscillator interface

XT1/SCLK, XT2

• 5 V input buffer

VCCRST0, PIN\_EN

5 V IoL = 12 mA N-ch Open Drain buffer

SMIO, PMEO, INTAO, INTBO, INTCO, SERRO

5 V IoL = 6 mA 3-state Output buffer

A20S

• 5 V IoL = 12 mA 3-state Output buffer

IRO1, IRO2

• 5 V PCI Input buffer with enable (OR type)

PCLK, VBBRST0, GNT0, IDSEL

• 5 V PCI IoL = 12 mA 3-state Output buffer

REQ0

• 5 V PCI IoL = 12 mA bi-directional buffer with input enable (OR-type)

AD(31:0), CBE(3:0)0, PAR, FRAME0, IRDY0, TRDY0, STOP0, DEVSEL0, PERR0, CRUN0, IRI(1:2), PPON(1:5), OCI(1:5)

USB interface

DP(1:5), DM(1:5), RSDP(1:5), RSDM(1:5), PC1, PC2, RREF, SELDAT, SELCLK

Above, "5 V" refers to a 3-V buffer with 5-V tolerant circuit. Therefore, it is possible to have a 5-V connection for an external bus, but the output level will be only up to 3 V, which is the V<sub>DD</sub> voltage. Similarly, "5 V PCI" above refers to a PCI buffer that has a 5-V tolerant circuit, which meets the 3-V PCI standard; it does not refer to a PCI buffer that meets the 5-V PCI standard.



## 2.2 Terminology

**Terms Used in Absolute Maximum Ratings** 

Parameter	Symbol	Meaning
Power supply voltage	V <sub>DD</sub>	Indicates voltage range within which damage or reduced reliability will not result when power is applied to a VDD pin.
Input voltage	Vı	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin.
Output voltage	Vo	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin.
Operating temperature	TA	Indicates the ambient temperature range for normal logic operations.
Storage temperature	Tstg	Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current are applied to the device.

Terms Used in Recommended Operating Range

Parameter	Symbol	Meaning
Power supply voltage	V <sub>DD</sub>	Indicates the voltage range for normal logic operations occur when Vss = 0V.
High-level input voltage	ViH	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the high level states for normal operation of the input buffer.  * If a voltage that is equal to or greater than the "MIN." value is applied, the input voltage is guaranteed as high level voltage.
Low-level input voltage	VIL	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the low level states for normal operation of the input buffer.  * If a voltage that is equal to or lesser than the "MAX." value is applied, the input voltage is guaranteed as low level voltage.

#### **Terms Used in DC Characteristics**

Parameter	Symbol	Meaning
Off-state output leakage current	loz	Indicates the current that flows from the power supply pins when the rated power supply voltage is applied when a 3-state output has high impedance.
Output short circuit current	los	Indicates the current that flows when the output pin is shorted (to GND pins) when output is at high-level.
Input leakage current	lı	Indicates the current that flows when the input voltage is supplied to the input pin.
Low-level output current	Іоь	Indicates the current that flows to the output pins when the rated low-level output voltage is being applied.
High-level output current	Іон	Indicates the current that flows from the output pins when the rated high-level output voltage is being applied.

Data Sheet S15535EJ2V0DS



## 2.3 Electrical Specifications

**Absolute Maximum Ratings** 

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V <sub>DD</sub>		−0.5 to +4.6	٧
Input voltage, 5 V buffer	Vı	$3.0~V \leq V_{DD} \leq 3.6~V$ $V_{I} < V_{DD} + 3.0~V$	-0.5 to +6.6	V
Input voltage, 3.3 V buffer	Vı	$3.0~V \leq V_{DD} \leq 3.6~V$ $V_{I} < V_{DD} + 0.5~V$	-0.5 to +4.6	V
Output voltage, 5 V buffer	Vo	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ Vo < VDD + 3.0 V	-0.5 to +6.6	V
Output voltage, 3.3 V buffer	Vo	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ $\text{V}_{O} < \text{V}_{DD} + 0.5 \text{ V}$	-0.5 to +4.6	V
Operating temperature	TA		0 to +70	°C
Storage temperature	Tstg		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

**Recommended Operating Ranges** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Operating voltage	V <sub>DD</sub>		3.0	3.3	3.6	٧
High-level input voltage	VIH					
3.3 V High-level input voltage			2.0		$V_{DD}$	V
5.0 V High-level input voltage			2.0		5.5	V
Low-level input voltage	VIL					
3.3 V Low-level input voltage			0		0.8	V
5.0 V Low-level input voltage			0		0.8	V



# DC Characteristics (VDD = 3.0 to 3.6 V, TA = $0 \text{ to } +70^{\circ}\text{C}$ )

## **Control Pin Block**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Off-state output current	loz	Vo = VDD or Vss		±10	μΑ
Output short circuit current	los Note			-250	mA
Low-level output current	loL				
3.3 V Low-level output current		Vol = 0.4 V	9.0		mA
3.3 V Low-level output current		Vol = 0.4 V	3.0		mA
5.0 V Low-level output current		Vol = 0.4 V	12.0		mA
5.0 V Low-level output current		Vol = 0.4 V	6.0		mA
High-level output current	Іон				
3.3 V High-level output current		VoH = 2.4 V	-9.0		mA
3.3 V High-level output current		VoH = 2.4 V	-3.0		mA
5.0 V High-level output current		VoH = 2.4 V	-2.0		mA
5.0 V High-level output current		VoH = 2.4 V	-2.0		mA
Input leakage current	lı				
3.3 V buffer		VI = VDD or Vss		±10	μΑ
3.3 V buffer with 50 k $\Omega$ PD		$V_I = V_{DD}$		191	μΑ
5.0 V buffer		$V_I = V_{DD}$ or $V_{SS}$		±10	$\mu$ A

Note The output short circuit time is one second or less and is only for one pin on the LSI.

## **PCI Interface Block**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
High-level input voltage	Vih		2.0	5.25	V
Low-level input voltage	Vil		0	0.8	V
Low-level output current	loL	Vol = 0.4 V	12.0		mA
High-level output current	Іон	Voн = 2.4 V	-2.0		mA
Input high leakage current	lih	Vin = 2.7		70	μΑ
Input low leakage current	lii	Vin = 0.5		-70	μΑ
PME0 leakage current	loff	Vo < 3.6 V Vcc off or floating		1	μΑ

Data Sheet S15535EJ2V0DS



#### **USB Interface Block**

Parameter	Symbol	Conditions	MIN	MAX	Unit
Serial Resistor between DP (DM) and RSDP (RSDM).	Rs		35.64	36.36	Ω
Output pin impedance	ZHSDRV	Includes Rs resistor	40.5	49.5	Ω
Input Levels for Low-/full-speed:					
High-level input voltage (drive)	VIH		2.0		V
High-level input voltage (floating)	VIHZ		2.7	3.6	
Low-level input voltage	VIL			0.8	V
Differential input sensitivity	V <sub>DI</sub>	(D+) – (D–)	0.2		V
Differential Common mode Range	Vсм	Includes VDI range	0.8	2.5	V
Output Levels for Low-/full-speed:					
High-level output voltage	Vон	R <sub>L</sub> of 14.25 kΩ to GND	2.8	3.6	V
Low-level output voltage	Vol	R <sub>L</sub> of 1.425 kΩ to 3.6 V	0.0	0.3	V
SE1	Vose1		0.8		V
Output signal crossover point voltage	Vcrs		1.3	2.0	٧
Input Levels for High-speed:					
High-speed squelch detection threshold (differential signal)	VHSSQ		100	150	mV
High-speed disconnect detection threshold (differential signal)	VHSDSC		525	625	mV
High-speed data signaling common mode voltage range	VHSCM		-50	+500	mV
High-speed differential input signaling level	See Figure	e 2-4.	•		
Output Levels for High-speed:					
High-speed idle state	VHSOI		-10.0	+10	mV
High-speed data signaling high	Vнsон		360	440	mV
High-speed data signaling low	VHSOL		-10.0	+10	mV
Chirp J level (different signal)	Vchirpj		700	1100	mV
Chirp K level (different signal)	Vchirpk		-900	-500	mV

Figure 2-1. Differential Input Sensitivity Range for Low-/full-speed




Figure 2-2. Full-speed Buffer VoH/IoH Characteristics for High-speed Capable Transceiver





Figure 2-3. Full-speed Buffer Vol/IoL Characteristics for High-speed Capable Transceiver



Data Sheet S15535EJ2V0DS

Level 1

Point 3

Point 4

Point 5

Point 6

Point 5

Point 6

Level 2

Unit Interval

Point 3

Point 4

O V


Differential

-400 mV

Differential

Figure 2-4. Receiver Sensitivity for Transceiver at DP/DM

Figure 2-5. Receiver Measurement Fixtures



Pin Capacitance

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	Cı	V <sub>DD</sub> = 0 V, T <sub>A</sub> = 25°C	6	8	pF
Output capacitance	Со	fc = 1 MHz	10	12	pF
I/O capacitance	Сю	Unmeasured pins	10	12	pF
PCI input pin capacitance	Cin	returned to 0 V		8	pF
PCI clock input pin capacitance	Cclk		6	8	pF
PCI IDSEL input pin capacitance	CIDSEL			8	pF



#### **Power Consumption**

Parameter	Symbol	Condition	TYP.	Unit
Power Consumption	Pwdo-o	The power consumption under the state without suspend.  Device state = D0, All the ports does not connect to any function. Note 1		mA
	PwD0-2	The power consumption under the state without suspend.  Device state = D0, The number of active ports is 2. Note 2		
		EHCI host controller is inactive. EHCI host controller is active.	186.2 301.6	mA mA
	PwD0-3	The power consumption under the state without suspend.  Device state = D0, The number of active ports is 3. Note 2		
		EHCI host controller is inactive. EHCI host controller is active.	195.3 368.4	mA mA
	Pwdo-4	The power consumption under the state without suspend.  Device state = D0, The number of active ports is 4. Note 2		
		EHCI host controller is inactive. EHCI host controller is active.	204.4 435.2	mA mA
	PwD0-5	The power consumption under the state without suspend.  Device state = D0, The number of active ports is 5. Note 2		
		EHCI host controller is inactive. EHCI host controller is active.	213.5 502.0	mA mA
	Pwdo_s	The power consumption under suspend state.  Device state = D0, The internal clock is stopped. Note 3	136.2	mA
	Pwdo_c	The power consumption under suspend state during PCI clock is stopped by CRUNO. Device state = D0, The internal clock is stopped. Note 3	113.0	mA
	P <sub>WD1</sub>	Device state = D1, Analog PLL output is stopped. Note 3, 4	24.7	mA
	P <sub>WD2</sub>	Device state = D2, Analog PLL output is stopped. Note 3, 4	10.9	mA
	Рwdзн	Device state = D3hot, PIN_EN = High Analog PLL output is stopped. Note 3, 4	10.9	mA
	Рwdзc	Device state = D3cold , PIN_EN = Low Oscillator output is stopped. Note 3, 4, 5	650	μΑ

#### **Notes**

- 1. When any device is not connected to all the ports of HC, the power consumption for HC does not depend on the number of active ports.
- 2. The number of active ports is set by the value of Port No field in PCI configuration space EXT register.
- 3. For the condition of clock stop, see  $\mu$ PD720100A User's Manual 7.3 Control for System Clock Operation.
- **4.** When the device state = D1, PCI clock is defined as it is running. When the device state = D2 or D3, PCI clock is defined as it is stopped.
- **5.** If 48 MHz oscillator clock-in is used, power consumption for oscillator block + HC chip will be more than 15 mA.

Data Sheet S15535EJ2V0DS



**System Clock Ratings** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	fclk	X'tal	-500	30	+500	MHz
			ppm		ppm	
		Oscillator block	-500	48	+500	MHz
			ppm		ppm	
Clock Duty cycle	<b>t</b> DUTY		40	50	60	%

**Remarks 1.** Recommended accuracy of clock frequency is  $\pm$  100 ppm.

**2.** Required accuracy of X'tal or Oscillator block is including initial frequency accuracy, the spread of X'tal capacitor loading, supply voltage, temperature, and aging, etc.



# AC Characteristics (VDD = 3.0 to 3.6 V, TA = $0 \text{ to } +70^{\circ}\text{C}$ )

## **PCI Interface Block**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
PCI clock cycle time	tcyc		30		ns
PCI clock pulse, high-level width	<b>t</b> high		11		ns
PCI clock pulse, low-level width	tlow		11		ns
PCI clock, rise slew rate	Scr	0.2 Vdd to 0.6 Vdd	1	4	V/ns
PCI clock, fall slew rate	Scf	0.2 Vdd to 0.6 Vdd	1	4	V/ns
PCI reset active time (vs. power supply stability)	<b>t</b> rst		1		ms
PCI reset active time (vs. CLK Start)	<b>t</b> rst-clk		100		μs
Output float delay time (vs. RST0↓)	trst-off			40	ns
PCI reset rise slew rate	Srr		50		mV/ns
PCI bus signal output time (vs. PCLK↑)	<b>t</b> val		2	11	ns
PCI point-to-point signal output time (vs. PCLK <sup>↑</sup> )	tval (ptp)	REQ0	2	12	ns
Output delay time (vs. PCLK↑)	<b>t</b> on		2		ns
Output float delay time (vs. PCLK1)	toff			28	ns
Input setup time (vs. PCLK↑)	tsu		7		ns
Point-to-point input setup time (vs. PCLK1)	tsu (ptp)	GNT0	10		ns
Input hold time	th		0		ns



#### **USB Interface Block**

(1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	(1/2) Unit
Low Source Electrical Characteristics	Cymbol	Conditions		1477 0 4.	Onic
Rise time (10% - 90%)	tur	C <sub>L</sub> = 50 pF – 150 pF,	75	300	ns
11.00 time (1070 0070)		Rs = $36 \Omega$		000	110
Fall time (90% - 10%)	tlf	$C_L = 50 \text{ pF} - 150 \text{ pF},$ $R_S = 36 \Omega$	75	300	ns
Differential Rise and Fall Time matching	tLRFM	(tlr/tlf)	80	125	%
Low-speed Data Rate	<b>t</b> ldraths	Average bit rate	1.49925	1.50075	Mbps
Source Jitter Total (including frequency tolerance): To Next Transition	tooji		-25	+25	ns
For Paired Transitions	t <sub>DDJ2</sub>		-14	+14	ns
Source Jitter for Differential Transition to SE0 transition	tldeop		-40	+100	ns
Receiver Jitter: To Next Transition For Paired Transitions	tuuri tuuri		-152 -200	+152 +200	ns ns
Source SE0 interval of EOP	<b>t</b> LEOPT		1.25	1.50	μs
Receiver SE0 interval of EOP	<b>t</b> LEOPR		670		ns
Width of SE0 interval during differential transition	<b>t</b> FST			210	ns
Full-speed Source Electrical Characteris	tics				
Rise time (10% - 90%)	tra	$C_L = 50 \text{ pF},$ $Rs = 36 \Omega$	4	20	ns
Fall time (90% - 10%)	trr	$C_L = 50 \text{ pF},$ $Rs = 36 \Omega$	4	20	ns
Differential Rise and Fall Time matching	terem	(tfr/tff)	90	111.11	%
Full-speed Data Rate	<b>t</b> fdraths	Average bit rate	11.9940	12.0060	Mbps
Frame Interval	<b>t</b> FRAME		0.9995	1.0005	ms
Consecutive Frame Interval Jitter	trFI	No clock adjustment		42	ns
Source Jitter Total (including frequency tolerance):  To Next Transition For Paired Transitions	tou1		-3.5 -4.0	+3.5 +4.0	ns ns
Source Jitter for Differential Transition to SE0 transition	<b>t</b> FDEOP		-2	+5	ns
Receiver Jitter: To Next Transition For Paired Transitions	turi turz		-18.5 -9	+18.5 +9	ns ns
Source SE0 interval of EOP	<b>t</b> FEOPT		160	175	ns
Receiver SE0 interval of EOP	<b>t</b> FEOPR		82		ns
Width of SE0 interval during differential transition	tғsт			14	ns

(2/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
High-speed Source Electrical Characterist	tics				
Rise time (10% - 90%)	tusr		500		ps
Fall time (90% - 10%)	thsf		500		ps
Driver waveform	See Figure	2-6.			
High-speed Data Rate	thsdrat		479.760	480.240	Mbps
Microframe Interval	thsfram		124.9375	125.0625	μs
Consecutive Microframe Interval Difference	thsrfi			4 high- speed	Bit times
Data source jitter	See Figure	2-6.			
Receiver jitter tolerance	See Figure	2-4.			
Hub event Timings					
Time to detect a downstream facing port connect event	tdcnn		2.5	2000	μs
Time to detect a disconnect event at a downstream facing port:	todis		2.0	2.5	μs
Duration of driving resume to a downstream port	torsmon	Nominal	20		ms
Time from detecting downstream resume to rebroadcast.	tursm			1.0	ms
Inter-packet Delay for packets traveling in same direction for high-speed	thsipdsd		88		Bit times
Inter-packet Delay for packets traveling in opposite direction for high-speed	thsipdod		8		Bit times
Inter-packet delay for root hub response for high-speed	thsrspipd1			192	Bit times
Time for which a Chirp J or Chirp K must be continuously detected during Reset handshake	<b>t</b> FILT		2.5		μs
Time after end of device Chirp K by which hub must start driving first Chirp K	twтрсн			100	μs
Time for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream during reset	tосныт		40	60	μs
Time before end of reset by which a hub must end its downstream chirp sequence	tDCHSE0		100	500	μs





Figure 2-6. Transmit Waveform for Transceiver at DP/DM


Figure 2-7. Transmitter Measurement Fixtures






#### **Timing Diagram**


#### **PCI Clock**



#### **PCI** Reset




#### **PCI Output Timing Measurement Condition**







#### **PCI Input Timing Measurement Condition**




#### **USB Differential Data Jitter for Low-/full-speed**




#### USB Differential-to-EOP Transition Skew and EOP Width for Low-/full-speed




#### **USB Receiver Jitter Tolerance for Low-/full-speed**



## **Low-/full-speed Disconnect Detection**




## **Full-/high-speed Device Connect Detection**



Data Sheet S15535EJ2V0DS




## **Low-speed Device Connect Detection**








#### 3. PACKAGE DRAWING

# \* 160-PIN PLASTIC LQFP (FINE PITCH) (24x24)









#### NOTE


Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	26.0±0.2
В	24.0±0.2
С	24.0±0.2
D	26.0±0.2
F	2.25
G	2.25
Н	$0.22^{+0.05}_{-0.04}$
I	0.10
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.145^{+0.055}_{-0.045}$
N	0.10
Р	1.4±0.1
Q	0.125±0.075
R	3°+7°
S	1.7 MAX.
	C1COCM EO OED


S160GM-50-8ED-3




# 160-PIN PLASTIC LQFP (FINE PITCH) (24x24)









#### NOTE


Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	26.0±0.2
В	24.0±0.2
С	24.0±0.2
D	26.0±0.2
F	2.25
G	2.25
Н	$0.22^{+0.05}_{-0.04}$
ı	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
М	$0.17^{+0.03}_{-0.07}$
N	0.08
Р	1.4±0.05
Q	0.10±0.05
R	3°+4° -3°
S	1.6 MAX.
Т	0.25 (T.P.)
U	0.16±0.15

P160GM-50-8EY



# 176-PIN PLASTIC FBGA (15x15)





ITEM	MILLIMETERS
Α	15.00±0.10
В	14.40
С	14.40
D	15.00±0.10
Е	1.10
F	0.8 (T.P.)
G	0.35±0.1
Н	0.36
1	1.16
J	1.51±0.15
K	0.10
L	$\phi$ 0.50 $^{+0.05}_{-0.10}$
М	0.08
Р	C1.0
Q	R0.3
R	25°
W	0.20
Y1	0.20
	S176S1-80-2C-1



#### 4. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD720100A should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

#### ★ $\mu$ PD720100AGM-8ED: 160-pin plastic LQFP (Fine pitch) (24 × 24)

#### $\mu$ PD720100AGM-8EY: 160-pin plastic LQFP (Fine pitch) (24 × 24)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher),	IR35-103-3
	Count: Three times or less	
	Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### $\mu$ PD720100AS1-2C: 176-pin plastic FBGA (15 × 15)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher),	IR35-107-3
	Count: Three times or less	
	Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### NOTES FOR CMOS DEVICES -

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

NEC  $\mu$ PD720100A

USB logo is a trademark of USB Implementers Forum, Inc.

• The information in this document is current as of October, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).