



## 2-Mbit (128K x 16) Pseudo Static RAM

### Features

- Wide voltage range: 2.70V–3.30V
- Access Time: 55 ns, 70 ns
- Ultra-low active power
  - Typical active current: 1mA @  $f = 1 \text{ MHz}$
  - Typical active current: 14 mA @  $f = f_{\text{max}}$  (For 55-ns)
  - Typical active current: 8 mA @  $f = f_{\text{max}}$  (For 70-ns)
- Ultra low standby power
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Offered in a 48-ball BGA Package

### Functional Description<sup>[1]</sup>


The CYK128K16MCCB is a high-performance CMOS Pseudo Static RAM organized as 128K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

can be put into standby mode when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are HIGH). The input/output pins ( $\text{I/O}_0$  through  $\text{I/O}_{15}$ ) are placed in a high-impedance state when the chip is deselected ( $\overline{\text{CE}}$  HIGH), or when the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or when both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by asserting Chip Enable ( $\overline{\text{CE}}$  LOW) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from  $\text{I/O}$  pins ( $\text{I/O}_0$  through  $\text{I/O}_7$ ), is written into the location specified on the address pins ( $\text{A}_0$  through  $\text{A}_{17}$ ). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from  $\text{I/O}$  pins ( $\text{I/O}_8$  through  $\text{I/O}_{15}$ ) is written into the location specified on the address pins ( $\text{A}_0$  through  $\text{A}_{16}$ ).


Reading from the device is accomplished by asserting Chip Enable ( $\overline{\text{CE}}$  LOW) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on  $\text{I/O}_0$  to  $\text{I/O}_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on  $\text{I/O}_8$  to  $\text{I/O}_{15}$ . Refer to the truth table for a complete description of read and write modes.

### Logic Block Diagram



#### Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

**Pin Configuration**<sup>[2, 3, 4]</sup>
**48-ball VFBGA**
**Top View**

[www.DataSheet4U.com](http://www.DataSheet4U.com)
**Product Portfolio**

Product	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
					Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> (μA)	
					f = 1MHz		f = f <sub>max</sub>			
	Min.	Typ. <sup>[5]</sup>	Max.		Typ. <sup>[5]</sup>	Max.	Typ. <sup>[5]</sup>	Max.	Typ. <sup>[5]</sup>	Max.
	CYK128K16MCCB	2.70	3.0		3.30	55	1	5	14	22
70				8		15				

**Notes:**

- Ball D3, H1, G2 and ball H6 for the FBGA package can be used to upgrade to a 4-Mbit, 8-Mbit, 16-Mbit and a 32-Mbit density, respectively.
- NC "no connect"—not connected internally to the die.
- DNU (Do Not Use) pins have to be left floating or tied to V<sub>SS</sub> to ensure proper application.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to + 150°C

Ambient Temperature with

Power Applied..... -55°C to + 125°C

Supply Voltage to Ground Potential ..... -0.4V to 4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[6, 7, 8]</sup> ..... -0.4V to 3.7V

DC Input Voltage<sup>[6, 7, 8]</sup> ..... -0.4V to 3.7V

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage..... > 2001V  
(per MIL-STD-883, Method 3015)

Latch-up Current..... > 200 mA

## Operating Range

Device	Range	Ambient Temperature	V <sub>CC</sub>
CYK128K16MCCB	Industrial	-25°C to +85°C	2.70V to 3.30V

## Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions	CYK128K16MCCB-55			CYK128K16MCCB-70			Unit
			Min.	Typ. <sup>[5]</sup>	Max.	Min.	Typ. <sup>[5]</sup>	Max.	
V <sub>CC</sub>	Supply Voltage		2.7	3.0	3.3	2.7	3.0	3.3	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA, V <sub>CC</sub> = 2.70V	V <sub>CC</sub> - 0.4			V <sub>CC</sub> - 0.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, V <sub>CC</sub> = 2.70V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.7V to 3.3V	0.8 * V <sub>CC</sub>		V <sub>CC</sub> + 0.4V	0.8 * V <sub>CC</sub>		V <sub>CC</sub> + 0.4V	V
V <sub>IL</sub>	Input LOW Voltage		-0.4		0.4	-0.4		0.4	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1		+1	-1		+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-1		+1	-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , V <sub>CC</sub> = V <sub>CCmax</sub>		14	22		8	15	mA
		f = 1 MHz, I <sub>OUT</sub> = 0 mA, CMOS levels		1	5		1	5	
I <sub>SB1</sub>	Automatic CE Power-Down Current —CMOS Inputs	CE ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V, f = f <sub>MAX</sub> (Address and Data Only), f = 0 (OE, WE, BHE and BLE), V <sub>CC</sub> = 3.30V		40	250		40	250	μA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	CE ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0, V <sub>CC</sub> = 3.30V		9	40		9	40	μA

## Capacitance<sup>[9]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


## Thermal Resistance<sup>[9]</sup>

Parameter	Description	Test Conditions	BGA	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	55	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		17	°C/W

### Notes:

- V<sub>IL(MIN)</sub> = -0.5V for pulse durations less than 20 ns.
- V<sub>IH(MAX)</sub> = V<sub>CC</sub> + 0.5V for pulse durations less than 20 ns.
- Overshoot and undershoot specifications are characterized and are not 100% tested.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Parameters	3.0V V <sub>CC</sub>	Unit
R1	22000	Ω
R2	22000	Ω
R <sub>TH</sub>	11000	Ω
V <sub>TH</sub>	1.50	V

## Switching Characteristics Over the Operating Range <sup>[10]</sup>



Parameter	Description	55 ns <sup>[14]</sup>		70 ns		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t <sub>RC</sub>	Read Cycle Time	55 <sup>[14]</sup>		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		10		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to LOW Z <sup>[11, 13]</sup>	5		5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[11, 13]</sup>		25		25	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[11, 13]</sup>	2		5		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[11, 13]</sup>		25		25	ns
t <sub>DBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Data Valid		55		70	ns
t <sub>LZBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Low Z <sup>[11, 13]</sup>	5		5		ns
t <sub>HZBE</sub>	$\overline{BLE}/\overline{BHE}$ HIGH to HIGH Z <sup>[11, 13]</sup>		10		25	ns
t <sub>SK</sub> <sup>[14]</sup>	Address Skew		0		10	ns
Write Cycle <sup>[12]</sup>						
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	40		45		ns

### Notes:

- Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0V to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
- The internal Write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
- High-Z and Low-Z parameters are characterized and are not 100% tested.
- To achieve 55-ns performance, the read access should be  $\overline{CE}$  controlled. In this case t<sub>ACE</sub> is the critical parameter and t<sub>SK</sub> is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle.

**Switching Characteristics** Over the Operating Range (continued)<sup>[10]</sup>



Parameter	Description	55 ns <sup>[14]</sup>		70 ns		Unit
		Min.	Max.	Min.	Max.	
$t_{BW}$	BLE/BHE LOW to Write End	50		60		ns
$t_{SD}$	Data Set-Up to Write End	25		45		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[11, 13]</sup>		25		25	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[11, 13]</sup>	5		5		ns

**Switching Waveforms**
**Read Cycle 1 (Address Transition Controlled)**<sup>[15, 16, 17]</sup>

**Read Cycle 2 (OE Controlled)**<sup>[16, 17]</sup>

**Notes:**

15. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

16.  $\overline{WE}$  is HIGH for Read Cycle.



17. For the 55-ns Cycle, the addresses must not toggle once the read is started on the device. For the 70-ns Cycle, the addresses must be stable within 10 ns after the start of the read cycle.

**Switching Waveforms (continued)**
**Write Cycle 1 (WE Controlled)**<sup>[12, 13, 18, 19, 20]</sup>

**Write Cycle 2 (CE Controlled)**<sup>[12, 13, 18, 19, 20]</sup>

**Notes:**

18. Data I/O is high impedance if  $\overline{OE} \geq V_{IH}$ .

19. If Chip Enable goes INACTIVE with  $WE = V_{IH}$ , the output remains in a high-impedance state.

20. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

**Switching Waveforms (continued)**
**Write Cycle 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[19, 20]</sup>**

**Write Cycle 4 ( $\overline{\text{BHE/BLE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[19, 20]</sup>**

**Truth Table<sup>[21]</sup>**

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High Z	Deselect/Power-Down	Standby ( $I_{\text{SB}}$ )
X	X	X	H	H	High Z	Deselect/Power-Down	Standby ( $I_{\text{SB}}$ )
L	H	L	L	L	Data Out ( $I/O_0$ – $I/O_{15}$ )	Read	Active ( $I_{\text{CC}}$ )
L	H	L	H	L	Data Out ( $I/O_0$ – $I/O_7$ ); High Z ( $I/O_8$ – $I/O_{15}$ )	Read	Active ( $I_{\text{CC}}$ )

**Note:**


21. H = Logic HIGH, L = Logic LOW, X = Don't Care.

**Truth Table** (continued)<sup>[21]</sup>

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
L	H	L	L	H	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	H	H	L	H	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	H	H	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	H	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	X	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	X	H	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	X	L	H	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYK128K16MCCBU-55BVI	BV48A	48-ball Very Fine Pitch BGA (6 mm × 8 mm × 1.0 mm)	Industrial
70	CYK128K16MCCBU-70BVI	BV48A	48-ball Very Fine Pitch BGA (6 mm × 8 mm × 1.0 mm)	Industrial
55	CYK128K16MCBU-55BVXI	BV48A	48-ball Very Fine Pitch BGA (6 mm × 8 mm × 1.0 mm) (Pb-Free)	Industrial
70	CYK128K16MCBU-70BVXI	BV48A	48-ball Very Fine Pitch BGA (6 mm × 8 mm × 1.0 mm) (Pb-Free)	Industrial

**Package Diagram**


MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



**Document History Page**

Document Title: CYK128K16MCCB 2-Mbit (128K x 16) Pseudo Static RAM Document Number: 38-05584				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	229571	See ECN	REF	New data sheet
*A	224474	See ECN	SYT	Changed ball E3 on the package pinout from NC to DNU
*B	263150	See ECN	PCI	Changed from preliminary to final
*C	314013	See ECN	RKF	Added Pb-Free parts to the Ordering information