

### CY7C1049GN

# 4-Mbit (512K words × 8 bit) Static RAM

#### Features

- High speed
- ⊡ t<sub>AA</sub> = 10 ns
- Low active and standby currents
  Active current: I<sub>CC</sub> = 38 mA typical
  Standby current: I<sub>SB2</sub> = 6 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

### **Functional Description**

CY7C1049GN is a high-performance CMOS fast static RAM device organized as 512K words by 8-bits.

Data writes are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW, while providing the data on I/O<sub>0</sub> through I/O<sub>7</sub> and address on A<sub>0</sub> through A<sub>18</sub> pins.

Data reads are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>7</sub>).

All I/Os (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signal OE is de-asserted

The logic block diagram is on page 2.

Product	Range	V <sub>CC</sub> Range (V)	Speed (ns) 10/15	Power Dissipation				
				Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (mA)		
				f = f <sub>max</sub>				
				<b>Typ</b> <sup>[1]</sup>	Мах	<b>Typ</b> <sup>[1]</sup>	Max	
CY7C1049GN18		1.65 V–2.2 V	15	-	40			
CY7C1049GN30	Industrial	2.2 V–3.6 V	10	38	45	6	8	
CY7C1049GN		4.5 V–5.5 V	10	38	45			

### **Product Portfolio**


Notes

1. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for a  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC}$  = 3 V (for a  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC}$  = 5 V (for a  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A$  = 25 °C.

٠



## Logic Block Diagram – CY7C1049GN





## CY7C1049GN

### Contents

Pin Configurations	4
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



## **Pin Configurations**

#### Figure 1. 36-pin SOJ pinout <sup>[2]</sup>

1	-	/		1
A0 🗖	•1	$\bigcirc$	36	NC NC
A1 🗖	2		35	<b>A</b> 18
A2 🗖	3		34	<b>A</b> 17
Аз 🗖	4		33	<b>A</b> 16
A4 🗖	5		32	<b>A</b> 15
CE 🗖	6		31	<b>O</b> E
I/O0 🗖	7		30	<b>I</b> /O7
I/O1 🗖	8		29	<b>I/O</b> 6
Vcc 🗖	9		28	🗖 GND
GND 🗖	10	SOJ	27	■ Vcc
I/O2 🗖	11		26	<b>=</b> I/O5
I/O3 🗖	12		25	■ I/O4
WE 🗖	13		24	<b>A</b> 14
A5 🗖	14		23	<b>A</b> 13
A6 🗖	15		22	<b>A</b> 12
A7 🗖	16		21	■ A11
A8 🗖	17		20	<b>A</b> 10
A9 🗖	18		19	■ NC



### Pin Configurations (continued)

Figure 2. 4	44-pin TSOP II	pinout, Single (	Chip Enable <sup>[3]</sup>
-------------	----------------	------------------	----------------------------

1	-			1
NC 🗖	<b>1</b>		44	NC NC
NC 🗖	2		43	NC NC
A0 🗖	3		42	NC NC
A1 🗖	4		41	<b>A</b> 18
A2 🗖	5		40	<b>A</b> 17
A3 🗖	6		39	<b>A</b> 16
A4 🗖	7		38	<b>A</b> 15
/CE 🗖	8		37	I /OE
I/O0 🗖	9	44-pin TSOP	II 36	<b>I/07</b>
I/O1 🗖	10		<sup>''</sup> 35	<b>I</b> /O6
VCC 🗖	11		34	■ VSS
VSS 🗖	12		33	■ vcc
I/O2 🗖	13		32	<b>I</b> /O5
I/O3 🗖	14		31	<b>I</b> /04
/WE 🗖	15		30	<b>A</b> 14
A5 🗖	16		29	<b>A</b> 13
A6 🗖	17		28	A12
A7 🗖	18		27	A11
A8 🗖	19		26	<b>A</b> 10
A9 🗖	20		25	NC I
NC 🗖	21		24	NC NC
NC 🗖	22		23	■ NC



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on $V_{CC}$ relative to GND $^{[4]}$
DC voltage applied to outputs in HI-Z State $^{[4]}$ –0.5 V to V $_{CC}$ + 0.5 V

DC input voltage <sup>[4]</sup>	–0.5 V to $V_{CC}$ + 0.5 V
Current into outputs (in LOW state)	
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

### **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Deverseter	Daar		Test Conditio		1	) ns / 15 r	าร	11
Parameter	Desc	ription	Test Conditio	ons	Min	<b>Typ</b> <sup>[5]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –0.1 m	ıΑ	1.4	1	_	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 m	A	2	I	_	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m	ıΑ	2.2	I	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m	ıΑ	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1m	A	$V_{CC} - 0.5^{[6]}$	1	_	
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	l	_	1	0.2	V
	voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OL}$ = 2 mA		_	I	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	-	0.4	
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OL}$ = 8 mA		_	I	0.4	
V <sub>IH</sub>	/ <sub>IH</sub> Input HIGH	1.65 V to 2.2 V	_		1.4	-	$V_{CC} + 0.2^{[4]}$	V
voltage	2.2 V to 2.7 V	-		2	-	$V_{CC} + 0.3^{[4]}$		
		2.7 V to 3.6 V	-		2	-	$V_{CC} + 0.3^{[4]}$	
		4.5 V to 5.5 V	-		2.2	-	$V_{CC} + 0.5^{[4]}$	
V <sub>IL</sub>	Input LOW	1.65 V to 2.2 V	-		-0.2 <sup>[4]</sup>	-	0.4	V
	voltage	2.2 V to 2.7 V	-		-0.3 <sup>[4]</sup>	-	0.6	
		2.7 V to 3.6 V	-		-0.3 <sup>[4]</sup>	-	0.8	
		4.5 V to 5.5 V	-		-0.5 <sup>[4]</sup>	-	0.8	
I <sub>IX</sub>	Input leakage c	urrent	$GND \leq V_{IN} \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage	current	GND <u>&lt;</u> V <sub>OUT</sub> <u>&lt;</u> V <sub>CC</sub> , Out	tput disabled	-1	1	+1	μA
I <sub>CC</sub>	Operating supp	ly current	Max V <sub>CC</sub> , I <sub>OUT</sub> = 0 mA,	f = 100 MHz	_	38	45	mA
				f = 66.7 MHz	-	-	40	
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs		$\begin{array}{l} \text{Max } V_{CC}, \ \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \ f \end{array}$	= f <sub>MAX</sub>	-	_	15	mA
I <sub>SB2</sub>	Automatic CE p current – CMO		$\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \end{array}$	.2 V, <u>I ≤</u> 0.2 V, f = 0	-	6	8	mA

#### Notes

4.  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 2 ns.

5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC}$  = 1.8 V (for  $V_{CC}$  range of 1.65 V – 2.2 V),  $V_{CC}$  = 3 V (for  $V_{CC}$  range of 2.2V – 3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V – 5.5 V),  $T_A$  = 25 °C.

This parameter is guaranteed by design and not tested.



### Capacitance


Parameter <sup>[7]</sup>	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	10	pF
C <sub>OUT</sub>	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	pF

#### **Thermal Resistance**

Parameter [7]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	68.85	°C/W
- 30	Thermal resistance (junction to case)		31.48	15.97	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms <sup>[8]</sup>



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

#### Notes

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to V<sub>CC(min)</sub> and a 100- $\mu$ s wait time after V<sub>CC</sub> stabilization.




### **Data Retention Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention		1	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[9]}, V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	-	8	mA
t <sub>CDR</sub> <sup>[10]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[9, 10]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	-	ns
		V <sub>CC</sub> < 2.2 V	15	-	ns

### Data Retention Waveform

#### Figure 4. Data Retention Waveform <sup>[9]</sup>



Notes

9. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\ge$  100 µs or stable at V<sub>CC (min)</sub>  $\ge$  100 µs.

10. These parameters are guaranteed by design.



### **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter [11]	Description	10	10 ns		15 ns	
Parameter [11]	Description	Min	Max	Min	Мах	Unit
Read Cycle					•	
t <sub>RC</sub>	Read cycle time	10	-	15	_	ns
t <sub>AA</sub>	Address to data	-	10	-	15	ns
t <sub>OHA</sub>	Data / ERR hold from address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data	-	10	-	15	ns
t <sub>DOE</sub>	OE LOW to data	-	4.5	-	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance <sup>[12]</sup>	0	_	0	-	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z <sup>[12]</sup>	-	5	-	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance <sup>[12]</sup>	3	_	3	-	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z <sup>[12]</sup>	-	5	-	8	ns
t <sub>PU</sub>	CE LOW to power-up <sup>[13, 14]</sup>	0	_	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down <sup>[13, 14]</sup>	-	10	-	15	ns
Write Cycle [14	4, 15]	·				
t <sub>WC</sub>	Write cycle time	10	-	15	-	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	12	-	ns
t <sub>AW</sub>	Address setup to write end	7	-	12	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	-	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance <sup>[12]</sup>	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z <sup>[12]</sup>	_	5	_	8	ns

Notes

- 11. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3 V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 3 on page 7, unless specified otherwise.
- 12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>LZCE</sub>, voltage.


13. These parameters are guaranteed by design and are not tested.

14. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write. 15. The minimum write cycle pulse width in Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to sum of t<sub>DS</sub> and t<sub>HZWE</sub>.



#### **Switching Waveforms**





Notes 16. WE is HIGH for the read cycle.

17. Address valid prior to or coincident with CE LOW transition.



### Switching Waveforms (continued)





Figure 7. Write Cycle No. 1 (CE Controlled) <sup>[18, 19]</sup>




#### Notes

- 18. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 19. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 20. The minimum write cycle pulse width should be equal to sum of  $t_{\text{SD}}$  and  $t_{\text{HZWE}}.$



### Switching Waveforms (continued)



Notes

21. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write. 22. Data I/O is in HI-Z state if  $\overline{CE} = V_{H}$ , or  $\overline{OE} = V_{H}$ .

24. During this period the I/Os are in output state. Do not apply input signals.

<sup>23.</sup> Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.



## **Truth Table**


CE	OE	WE	1/0 <sub>0</sub> -1/0 <sub>7</sub>	Mode	Power
Н	X <sup>[25]</sup>	X <sup>[25]</sup>	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Х	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Н	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



### **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1049GN30-10ZSXI	51-85087	44-pin TSOP II	Industrial
		CY7C1049GN30-10VXI	51-85090	36-pin Molded SOJ	
	4.5 V–5.5 V	CY7C1049GN-10VXI	51-85090	36-pin Molded SOJ	

#### Ordering Code Definitions





#### **Package Diagrams**





Figure 11. 36L SOJ V36.4 (Molded) Package Outline, 51-85090

36 Lead (400 MIL) Molded SOJ V36





### Acronyms

Acronym	Description			
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
TSOP	thin small outline package			
TTL	transistor-transistor logic			
VFBGA	very fine-pitch ball grid array			
WE	write enable			

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
μA	microamperes
μS	microseconds
mA	milliamperes
mm	millimeter
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



## **Document History Page**

Document Title: CY7C1049GN, 4-Mbit (512K words × 8 bit) Static RAM Document Number: 002-10613					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	5074703	NILE	01/06/2016	New data sheet.	
*A	5082587	NILE	01/12/2016	01/12/2016 Updated Logic Block Diagram – CY7C1049GN. Updated Ordering Information: Updated part numbers.	



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction of failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 002-10613 Rev. \*A

Revised January 12, 2016

All products and company names mentioned in this document may be the trademarks of their respective holders.