

# 3.3 V, 4K/8K/16K × 16 Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which enable simultaneous access of the same memory location
- 4, 8 or 16K × 16 organization (CY7C024AV/025AV/026AV)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 20 ns and 25 ns
- Low operating power
  - □ Active: I<sub>CC</sub> = 115 mA (typical)
  - $\square$  Standby: I<sub>SB3</sub> = 10  $\mu$ A (typical)
- Fully asynchronous operation
- Automatic power down
- Expandable data bus to 32 bits or more using Master and Slave chip select when using more than one device
- On chip arbitration logic
- Semaphores included to permit software handshaking between ports

- INT flag for port-to-port communication
- Separate upper byte and lower byte control
- Pin select for Master or Slave (M/S)
- Commercial and industrial temperature ranges
- Available in 100-pin Pb-free TQFP and 100-pin TQFP

## **Functional Description**

The CY7C024AV/025AV/026AV consist of an array of 4K, 8K, and 16K words of 16 bits each of <u>dual-port RAM</u> cells, IO and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes and reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be used for port to port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). They also have an automatic power down feature controlled by CE. Each port has its own output enable control (OE), which enables data to be read from the device.

For a complete list of related resources, click here.


#### Selection Guide

Parameter	CY7C024AV/025AV/026AV -20	CY7C024AV/025AV/026AV -25	Unit
Maximum Access Time	20	25	ns
Typical Operating Current	120	115	mA
Typical Standby Current for I <sub>SB1</sub> (Both ports TTL Level)	35	30	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS Level)	10	10	μА

**Cypress Semiconductor Corporation** 198 Champion Court Document Number: 38-06052 Rev. \*T



## **Logic Block Diagram**



- Notes
  1. IO<sub>8</sub>-IO<sub>15</sub> for × 16 devices
  2. IO<sub>0</sub>-IO<sub>7</sub> for × 16 devices
  3. A<sub>0</sub>-A<sub>11</sub> for 4K devices; A<sub>0</sub>-A<sub>12</sub> for 8K devices; A<sub>0</sub>-A<sub>13</sub> for 16K devices.
  4. BUSY is an output in master mode and an input in slave mode.



## **Contents**


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Write Operation	6
Read Operation	7
Interrupts	7
Busy	7
Master/Slave	7
Semaphore Operation	8
Maximum Ratings	9
Operating Range	9
Electrical Characteristics	9
Capacitance	10
AC Test Loads and Waveforms	
Data Retention Mode	
Timing	10
Switching Characteristics	11
Switching Waveforms	13

Ordering Information	19
4K × 16 3.3 V Asynchronous Dual-Port SRAM	19
8K × 16 3.3 V Asynchronous Dual-Port SRAM	19
16K × 16 3.3 V Asynchronous Dual-Port SRAM	19
Ordering Code Definitions	19
Package Diagram	20
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	24
Worldwide Sales and Design Support	24
Products	24
PSoC® Solutions	24
Cypress Developer Community	24
Technical Support	24



## **Pin Configurations**

Figure 1. 100-pin TQFP pinout (Top View)




<sup>5.</sup> A<sub>12L</sub> on the CY7C025AV.
6. A<sub>12R</sub> on the CY7C025AV.



## Pin Configurations (continued)

Figure 2. 100-pin TQFP pinout (Top View)



## **Pin Definitions**

Left Port	Right Port	Description
CEL	CE <sub>R</sub>	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read and Write Enable
ŌE <sub>L</sub>	OE <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address (A <sub>0</sub> –A <sub>11</sub> for 4K devices; A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K)
IO <sub>0L</sub> -IO <sub>15L</sub>	IO <sub>0R</sub> -IO <sub>15R</sub>	Data Bus Input and Output
SEML	SEM <sub>R</sub>	Semaphore Enable
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Select (IO <sub>8</sub> –IO <sub>15</sub> for × 16 devices)
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select (IO <sub>0</sub> –IO <sub>7</sub> for × 16 devices)
ĪNT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
BUSYL	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect



#### Functional Overview

The CY7C024AV/025AV/026AV are low power CMOS 4K, 8K, and 16K × 16 dual port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. There are two ports permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual port static RAMs or multiple devices can be combined to function as a 32-bit or wider master and slave dual port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications. It does not need separate master and slave devices or discrete Application logic. areas include interprocessor/multiprocessor designs, communications status buffering, and dual port video and graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one

port to the other to indicate that a shared resource is in use. The semaphore logic has eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Select (CE) pin.

The CY7C024AV/025AV/026AV are available in 100-pin Pb-free Thin Quad Flat Pack (TQFP) and 100-pin TQFP.

#### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R\overline{W}$  to guarantee a valid write. A write operation is controlled by either the  $R\overline{W}$  pin (see Figure 7 on page 14) or the  $C\overline{E}$  pin (see Figure 8 on page 14). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port tries to read that location, there must be a port to port flowthrough delay before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port t<sub>DDD</sub> after the data is presented on the other port.

Table 1. Non-Contending Read/Write

		Inp	uts			Oı	tputs	
CE	R/W	OE	UB	LB	SEM	IO <sub>8</sub> -IO <sub>15</sub>	IO <sub>0</sub> -IO <sub>7</sub>	- Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power Down
L	L	Χ	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed



#### **Read Operation**

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data is available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wants to access a semaphore flag, then the  $\overline{SEM}$  pin and  $\overline{OE}$  must be asserted.

#### Interrupts

The upper two memory locations are for message passing. The highest memory location (FFF for the CY7C024AV, 1FFF for the CY7C025AV, 3FFF for the CY7C026AV) is the mailbox for the right port and the second highest memory location (FFE for the CY7C024AV, 1FFE for the CY7C025AV, 3FFE for the CY7C026AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the

owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[7]}$ 

		Left Port				Left Port Right Port				
Function	R/W <sub>L</sub>	CE	OE	A <sub>0L-13L</sub>	INT <sub>L</sub>	R/W <sub>R</sub> CE <sub>R</sub> OE <sub>R</sub> A <sub>0R-13R</sub>				INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	FFF <sup>[8]</sup>	Х	Х	Χ	Х	Х	L <sup>[9]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	X	Х	Х	L	L	FFF (or 1/3FFF)	H <sup>[10]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[10]</sup>	L	L	Х	FFE (or 1/3FFE)	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	FFE <sup>[8]</sup>	H <sup>[9]</sup>	Х	Х	Χ	Х	Х

#### Busy

The CY7C024AV/025AV/026AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. BUSY is asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

#### Master/Slave

A  $M/\overline{S}$  pin helps to expand the word width by configuring the device as a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $M/\overline{S}$  pin enables the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

- 7. See Functional Overview on page 6 for specific highest memory locations by device.
- 8. See Functional Overview on page 6 for specific addresses by device.
- 9. If  $\overline{BUSY}_L = L$ , then no change.
- 10. If  $\overline{BUSY}_R = L$ , then no change.



#### **Semaphore Operation**

The CY7C024AV/025AV/026AV provide eight semaphore latches, which are separate from the dual port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for  $t_{\text{SOP}}$  before attempting to read the semaphore. The semaphore value is available  $t_{\text{SWRD}}$  +  $t_{\text{DOE}}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource. Otherwise (reads a one), it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the

semaphore address.  $\overline{OE}$  and  $R\overline{W}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  ${\rm IO_0}$  is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all 16 data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one of them. But there is no guarantee which side controls the semaphore.

**Table 3. Semaphore Operation Example** 

Function	IO <sub>0</sub> –IO <sub>15</sub> Left	IO <sub>0</sub> –IO <sub>15</sub> Right	Status
No action	1	1	Semaphore-free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free



## **Maximum Ratings**

Exceeding maximum ratings [11] may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature Supply Voltage to Ground Potential .....-0.5 V to +4.6 V DC Voltage Applied to Outputs 

DC Input Voltage [12]	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001 V
Latch-up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	$3.3~V\pm300~mV$
Industrial [13]	–40 °C to +85 °C	$3.3~V\pm300~mV$

### **Electrical Characteristics**

Over the Operating Range

			CY	7C024AV/	025AV/02	6AV			
Parameter	Description		-20			-25			
			Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min I <sub>OH</sub> = -4.0 mA)	١,	2.4	_	-	2.4	-	_	V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = +4.0 mA)	,	_	_	0.4	_	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	_	_	2.0	_	-	V
V <sub>IL</sub>	Input LOW Voltage		-0.3 <sup>[14]</sup>	-	0.8		_	0.8	V
I <sub>OZ</sub>	Output Leakage Current		-10	-	10	-10	_	10	μА
I <sub>IX</sub>	Input Leakage Current		-10	_	10	-10	_	10	μА
I <sub>CC</sub>	Operating Current	Commercial	_	120	175	_	115	165	mA
	(V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	Industrial [13]		-	_		135	185	mA
I <sub>SB1</sub>	Standby Current	Commercial		35	45		30	40	mA
	$\frac{\text{(Both Ports TTL Level)}}{\text{CE}_{L} \& \text{CE}_{R} \ge \text{V}_{IH}, \text{f = f}_{MAX}}$	Industrial [13]		-	_		40	50	mA
I <sub>SB2</sub>	Standby Current	Commercial		75	110		65	95	mA
	$\frac{\text{(One Port TTL Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Industrial [13]		-	_		75	105	mA
I <sub>SB3</sub>	Standby Current	Commercial		10	500		10	500	μΑ
	(Both Ports CMOS Level) $CE_L \& CE_R \ge V_{CC} - 0.2 \text{ V, f} = 0$	Industrial [13]			_		10	500	μА
I <sub>SB4</sub>	Standby Current	Commercial		70	95		60	80	mA
	$\frac{\text{(One Port CMOS Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}} [15]$	Industrial [13]		-	_		70	90	mA

- 11. The voltage on any input or IO pin cannot exceed the power pin during power up.
- 12. Pulse width < 20 ns.
- 13. Industrial parts are available in CY7C024AV, CY7C025AV & CY7C026AV.

<sup>15.</sup> f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby l<sub>SB3</sub>.




## Capacitance

Parameter [16]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

#### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms




#### **Data Retention Mode**

The CY7C024AV/025AV/026AV are designed for battery backup. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable ( $\overline{\text{CE}}$ ) must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between  $V_{\text{CC}}$  0.2 V and 70 percent of  $V_{\text{CC}}$  during the power up and power down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 V).

## **Timing**



Parameter	Test Conditions [17]	Max	Unit
ICC <sub>DR1</sub>	at VCC <sub>DR</sub> = 2 V	50	μΑ

<sup>16.</sup> Tested initially and after any design or process changes that may affect these parameters.

17. CE = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25°C. This parameter is guaranteed but not tested.



## **Switching Characteristics**

Over the Operating Range

		CY7C	CY7C024AV/CY7C025AV/CY7C026AV				
Parameter [18]	Description	-	-20		-25		
		Min	Max	Min	Max		
Read Cycle						-	
t <sub>RC</sub>	Read Cycle Time	20	-	25	_	ns	
t <sub>AA</sub>	Address to Data Valid	_	20	_	25	ns	
t <sub>OHA</sub>	Output Hold From Address Change	3	_	3	_	ns	
t <sub>ACE</sub> <sup>[19]</sup>	CE LOW to Data Valid	_	20	_	25	ns	
t <sub>DOE</sub>	OE LOW to Data Valid	_	12	_	13	ns	
t <sub>LZOE</sub> [20, 21, 22]	OE Low to Low Z	3	_	3	_	ns	
t <sub>HZOE</sub> [20, 21, 22]	OE HIGH to High Z	_	12	_	15	ns	
t <sub>LZCE</sub> [20, 21, 22]	CE LOW to Low Z	3	_	3	_	ns	
t <sub>HZCE</sub> <sup>[20, 21, 22]</sup>	CE HIGH to High Z		12	_	15	ns	
t <sub>PU</sub> <sup>[22]</sup>	CE LOW to Power Up	0	_	0	_	ns	
t <sub>PD</sub> <sup>[22]</sup>	CE HIGH to Power Down	_	20	_	25	ns	
t <sub>ABE</sub> <sup>[19]</sup>	Byte Enable Access Time	_	20	_	25	ns	
Write Cycle							
t <sub>WC</sub>	Write Cycle Time	20	_	25	_	ns	
t <sub>SCE</sub> <sup>[19]</sup>	CE LOW to Write End	15	_	20	_	ns	
t <sub>AW</sub>	Address Valid to Write End	15	_	20	_	ns	
t <sub>HA</sub>	Address Hold From Write End	0	_	0	_	ns	
t <sub>SA</sub> <sup>[19]</sup>	Address Setup to Write Start	0	_	0	_	ns	
t <sub>PWE</sub>	Write Pulse Width	15	_	20	_	ns	
t <sub>SD</sub>	Data Setup to Write End	15	_	15	_	ns	
t <sub>HD</sub>	Data Hold from Write End	0	_	0	_	ns	
t <sub>HZWE</sub> [21, 22]	R/W LOW to High Z	_	12	_	15	ns	
t <sub>LZWE</sub> [21, 22]	R/W HIGH to Low Z	3	_	0	_	ns	
t <sub>WDD</sub> <sup>[23]</sup>	Write Pulse to Data Delay	_	45	_	50	ns	
t <sub>DDD</sub> <sup>[23]</sup>	Write Data Valid to Read Data Valid	_	30	_	35	ns	

<sup>18.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30 pF load capacitance.

19. To access RAM,  $\overrightarrow{CE} = L$ ,  $\overrightarrow{UB} = L$ ,  $\overrightarrow{SEM} = H$ . To access semaphore,  $\overrightarrow{CE} = H$  and  $\overrightarrow{SEM} = L$ . Either condition must be valid for the entire  $t_{ACE}/t_{SCE}$  time.

<sup>20.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>21.</sup> Test conditions used are Load 3.

<sup>22.</sup> This parameter is guaranteed but not tested. For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 11 on page 16.

<sup>23.</sup> For information on port to port delay through RAM cells from writing port to reading port, refer to Figure 11 on page 16.



## **Switching Characteristics** (continued)

Over the Operating Range

		CY7C	CY7C024AV/CY7C025AV/CY7C026AV				
Parameter [18]	Description	-	20	-25		Unit	
		Min	Max	Min	Max		
Busy Timing	[24]	•	•	•		•	
t <sub>BLA</sub>	BUSY LOW from Address Match	_	20	_	20	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	20	_	20	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	20	_	20	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	17	_	17	ns	
t <sub>PS</sub>	Port Setup for Priority	5	5 –		_	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	0	_	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	15	-	17	_	ns	
t <sub>BDD</sub> <sup>[25]</sup>	BUSY HIGH to Data Valid	_	20	_	25	ns	
Interrupt Timi	ing <sup>[24]</sup>	<u>.</u>					
t <sub>INS</sub>	INT Set Time	_	20	_	20	ns	
t <sub>INR</sub>	INT Reset Time	_	20	_	20	ns	
Semaphore T	iming	<u>.</u>					
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10	_	12	_	ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5	_	5	_	ns	
t <sub>SPS</sub>	SEM Flag Contention Window	5	_	5	_	ns	
t <sub>SAA</sub>	SEM Address Access Time	_	20	_	25	ns	

**Notes**24. Test conditions used are Load 2.
25.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD} - t_{PWE}$  (actual) or  $t_{DDD} - t_{SD}$  (actual).



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port Address Access) [26, 27, 28]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) [26, 29, 30]





Figure 6. Read Cycle No. 3 (Either Port)  $^{[26,\,28,\,29,\,30]}$ 



- 29. Address valid prior to or coincident with  $\overline{CE}$  transition LOW. 30. To access RAM,  $\overline{CE} = V_{|L}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{|L}$ ,  $\overline{SEM} = V_{|H}$ . To access semaphore,  $\overline{CE} = V_{|H}$ ,  $\overline{SEM} = V_{|L}$ .



Figure 7. Write Cycle No. 1 (R/W Controlled Timing) [31, 32, 33, 34]





Figure 8. Write Cycle No. 2 (CE Controlled Timing) [31, 32, 33, 39]



- Notes

  31. R/W or CE must be HIGH during all address transitions.

  32. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of <u>a LOW CE</u> or <u>SEM</u> and a LOW <u>UB</u> or <u>IB</u>.

  33. t<sub>HA</sub> is measured from the earlier of CE or R/W or (<u>SEM</u> or R/W) going HIGH at the end of write cycle.

  34. If OE is LOW during a R/W controlled write cycle, the write pulse width <u>must</u> be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to enable the IO drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tower. short as the specified t<sub>PWE</sub>.

  35. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ .

  36. To access upper byte,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IL}$ ,  $\overline{SEM} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ .

  37. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 percent tested.

- 38. During this period, the IO pins are in the output state, and input signals must not be applied.
- 39. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.



Figure 9. Semaphore Read after Write Timing, either side [40]





Figure 10. Timing Diagram of Semaphore Contention [41, 42, 43]



- Notes  $40.\overline{CE}$  = HIGH for the duration of the above timing (both write and read cycle).
- 41.  $IO_{0R} = IO_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .
- 42. Semaphores are reset (available to both ports) at cycle start.
- 43. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.



Figure 11. Timing Diagram of Read with BUSY (M/S = HIGH) [44]




Figure 12. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )






Figure 13. Busy Timing Diagram No.1 ( $\overline{\text{CE}}$  Arbitration) [45]






Figure 14. Busy Timing Diagram No.2 (Address Arbitration) [45]

#### Left Address Valid First:



## Right Address Valid First:




#### Note

<sup>45.</sup> If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.



Figure 15. Interrupt Timing Diagram



<sup>46.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 47.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



## **Ordering Information**

## 4K × 16 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY7C024AV-20AXC	51-85048	100-pin TQFP (Pb-free)	Commercial
	CY7C024AV-20AXI	51-85048	100-pin TQFP (Pb-free)	Industrial
25	CY7C024AV-25AXC	51-85048	100-pin TQFP (Pb-free)	Commercial
	CY7C024AV-25AXI	51-85048	100-pin TQFP (Pb-free)	Industrial


## 8K × 16 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY7C025AV-20AXC	51-85048	100-pin TQFP (Pb-free)	Commercial
25	CY7C025AV-25AXC	51-85048	100-pin TQFP (Pb-free)	Commercial
	CY7C025AV-25AXI	51-85048	100-pin TQFP (Pb-free)	Industrial

## 16K × 16 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY7C026AV-20AXC	51-85048	100-pin TQFP (Pb-free)	Commercial
25	CY7C026AV-25AXC 51-85048		100-pin TQFP (Pb-free)	
	CY7C026AV-25AXI	51-85048	100-pin TQFP (Pb-free)	Industrial


## **Ordering Code Definitions**





## **Package Diagram**

Figure 16. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048



51-85048 \*J



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	negahertz			
μA	microampere			
mA	milliampere			
mm	millimeter			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110204	SZV	11/11/2001	Change from Spec number: 38-00838 to 38-06052.
*A	122302	RBI	12/27/2002	Updated Maximum Ratings: Added Note 11 and referred the same note in maximum ratings.
*B	128958	JFU	09/03/2003	Updated Ordering Information: Added CY7C025AV-25AI.
*C	237622	YDT	06/25/2004	Updated Features: Removed "Pin-compatible and functionally equivalent to IDT70V24, 70V25, and 7V0261".
*D	241968	WWZ	07/16/2004	Updated Ordering Information: Added CY7C024AV-25AI.
*E	276451	SPN	10/12/2004	Updated Ordering Information: Updated 16K × 16 3.3 V Asynchronous Dual-Port SRAM: Replaced "× 18" with "× 16" in heading (for 026AV part numbers).
*F	279452	RUY	11/11/2004	Updated Pin Configurations: Updated Figure 2: Replaced A113L with A13L (for CY7C026AV pin list). Updated Electrical Characteristics: Added minimum value of V <sub>IL</sub> parameter (0.3 V) Added Note 14 and referred the same note in minimum value of V <sub>IL</sub> parameter. Updated Ordering Information: Added Pb-free part numbers.
*G	373580	RUY	06/07/2005	Updated Ordering Information: Replaced CY7C024AC-25AXC with CY7C024AV-25AXC.
*H	380476	PCX	06/15/2005	Updated Ordering Information: Added CY7C024AV-15AI, CY7C024AV-15AXI, CY7C024AV-20AI, CY7C024AV-20AXI, CY7C025AV-20AXI, CY7C026AV-20AXI.
*	2543577	NXR / AESA	07/25/2008	Updated Switching Waveforms: Updated Note 31 (Replaced "R/W must be HIGH during all address transitions" with "R/W or CE must be HIGH during all address transitions").
*J	2623540	VKN / PYRS	12/17/2008	Added CY7C024BV part related information in all instances across the document.
*K	2896038	RAME	03/19/2010	Updated Ordering Information (Removed inactive parts). Updated Package Diagram.
*L	3110406	ADMU	12/14/2010	Added Ordering Code Definitions under Ordering Information.
*M	3210221	ADMU	03/30/2011	Updated Package Diagram (spec 51-85048 (Changed revision from *D to *E)). Updated Ordering Information (Removed part CY7C025AV-25AC from Ordering Information table).
*N	3343888	ADMU	08/12/2011	Updated Document Title to read as "CY7C024AV/024BV/025AV/026AV, 3.3 V 4K/8K/16K × 16 Dual-Port Static RAM".  Updated Features (Removed CY7C0241/251 and CY7C036 information).  Updated Functional Description (Removed CY7C0241/251 and CY7C036 information).  Updated Selection Guide (Removed CY7C0241/251 and CY7C036 information).  Updated Pin Configurations (Removed CY7C0241/251 and CY7C036 information).  Updated Pin Configurations (Removed CY7C0241/251 and CY7C036 information).  Updated Pin Definitions.



# **Document History Page** (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*N (cont.)	3343888	ADMU	08/12/2011	Updated Functional Overview (Removed CY7C0241/251 and CY7C036 information). Updated Electrical Characteristics (Removed CY7C0241/251 and CY7C036 information). Updated Switching Characteristics (Removed CY7C0241/251 and CY7C036 information). Added Acronyms and Units of Measure. Updated to new template.
*O	3403638	ADMU	10/13/2011	Updated Ordering Information (Removed pruned part CY7C024BV-15AXI).
*P	3698952	SMCH	07/31/2012	Updated Title to read as "CY7C024AV/025AV/026AV, 3.3 V 4K/8K/16K × 16 Dual-Port Static RAM".  Updated Features (Removed CY7C024BV related information, removed 15 ns from the High speed access, removed the Note "CY7C024AV and CY7C024BV are functionally identical." and its reference).  Updated Functional Description (Removed CY7C024BV related information).  Updated Selection Guide (Removed CY7C024BV related information).  Updated Pin Configurations (Removed CY7C024BV related information).  Updated Functional Overview (Removed CY7C024BV related information).  Updated Electrical Characteristics (Removed CY7C024BV related information).  Updated Switching Characteristics (Removed CY7C024BV related information).  Updated Data Retention Mode (Removed CY7C024BV related information).  Updated Ordering Information (Removed Part CY7C026AV-20AXC).  Updated Package Diagram (spec 51-85048 (Changed revision from *E to *G)
*Q	4112664	SMCH	09/03/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagram: spec 51-85048 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.
*R	4592640	VINI	12/11/2014	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Package Diagram: spec 51-85048 – Changed revision from *H to *I.
*S	5439053	NILE	09/16/2016	Updated Package Diagram: spec 51-85048 – Changed revision from *I to *J. Updated to new template. Completing Sunset Review.
*T	5840744	NILE	08/01/2017	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-06052 Rev. \*T Revised August 1, 2017 Page 24 of 24