

# 4-Mbit (512K × 8) Static RAM

### **Features**

■ Very high speed: 45 ns

■ Voltage range: 4.5 V to 5.5 V

■ Pin compatible with CY62148B

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 7 µA (Industrial)

■ Ultra low active power

□ Typical active current: 2.0 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}$ , and  $\overline{OE}$  features

■ Automatic power-down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 32-pin thin small outline package (TSOP) II and 32-pin small-outline integrated circuit (SOIC)<sup>[1]</sup> packages

### **Functional Description**

The CY62148E is a high performance CMOS static RAM organized as 512K words by 8-bits. This device features

advanced circuit design to provide ultra low standby current. This is ideal for providing More Battery  $\mathsf{Life}^{\,\,\mathrm{TM}}$  (MoBL®) in portable applications. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected (CE HIGH), Outputs are disabled (OE HIGH), or during an active Write operation (CE LOW and WE LOW).


 $\underline{\text{To w}}$  rite to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{18}$ ).

To read from the device, take Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The CY62148E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

### **Logic Block Diagram**



### Note

1. SOIC package is available only in 55 ns speed bin.



### **Contents**


Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



## **Pin Configurations**

Figure 1. 32-pin SOIC/TSOP II pinout  $^{[2]}$ 



## **Product Portfolio**

						Power Dissipation								
Produc	Product		V <sub>CC</sub> Range (V)		Speed	Operating		ng I <sub>CC</sub> (mA)		Standby I <sub>SB2</sub> (µA)				
Floud	, l					(ns)	f = 1 MHz		(ns) $f = 1 \text{ MHz}$ $f = f_{\text{max}}$		f = f <sub>max</sub>		Stariuby	'SB2 (PA)
		Range	Min	<b>Typ</b> [3]	Max		<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max		
CY62148ELL	TSOP II	Industrial	4.5	5.0	5.5	45	2	2.5	15	20	1	7		
CY62148ELL	SOIC	Industrial / Automotive-A	4.5	5.0	5.5	55	2	2.5	15	20	1	7		

SOIC package is available only in 55 ns speed bin.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature

with power applied ......-55 °C to +125 °C Supply voltage

to ground potential ......-0.5 V to 6.0 V (V<sub>CCmax</sub> + 0.5 V)

DC voltage applied to outputs in high Z state  $^{[4,\;5]}$  .....-0.5 V to 6.0 V (V\_{CCmax} + 0.5 V)

DC input voltage  $^{[4, 5]}$  .......-0.5 V to 6.0 V (V<sub>CCmax</sub> + 0.5 V)

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[6]</sup>
CY62148E	Industrial / Automotive-A	–40 °C to +85 °C	4.5 V to 5.5 V

### **Electrical Characteristics**

Over the operating range

Parameter	Description	Test Conditions			45 n	s		Unit		
Parameter	Description	lest Con	uitions	Min	Typ <sup>[8]</sup>	Max	Min	<b>Typ</b> [8]	Max	Oilit
V <sub>OH</sub> <sup>[9]</sup>	Output HIGH voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -	–1 mA	2.4	_	_	2.4	-	_	V
		V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -	-0.1 mA	-	_	3.4 <sup>[8]</sup>	-	-	3.4 <sup>[8]</sup>	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 2.1 mA		_	_	0.4	_	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	/	2.2	_	V <sub>CC</sub> + 0.5	2.2	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	For TSOPII package	-0.5	_	0.8	1	_	_	V
			For SOIC package	_	_	_	-0.5	_	0.6 <sup>[10]</sup>	
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , ou	tput disabled	-1	_	+1	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	15	20	-	15	20	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	2	2.5	_	2	2.5	
I <sub>SB2</sub> [11]	Automatic CE power-down current – CMOS inputs			-	1	7	-	1	7	μA

### Notes

- 4.  $V_{IL(min)}$  = -2.0 V for pulse durations less than 20 ns for I  $\leq$  30 mA.
- V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
- 7. SOIC package is available only in 55 ns speed bin.
- Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit for this device does not exceed minimum CMOS V<sub>IH</sub> of 3.5V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 10. Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.6 V. This is applicable to SOIC package only.
- 11. Chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [12]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [12]	Description	Test Conditions	32-pin SOIC Package	32-pin TSOP II Package	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	51.57	59.10	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		25.01	12.19	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameter [12]	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

### Note

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Condition	Min	Typ <sup>[13]</sup>	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			2	-	_	V
I <sub>CCDR</sub> <sup>[14]</sup>	Data retention current	$\begin{split} &V_{CC} = V_{DR}, \\ &\overline{CE} \ge V_{CC} - 0.2 \text{ V}, \\ &V_{IN} \ge V_{CC} - 0.2 \text{ V or} \\ &V_{IN} \le 0.2 \text{ V} \end{split}$	Industrial / Automotive-A	-	1	7	μА
t <sub>CDR</sub>	Chip deselect to data retention time			0	_	_	ns
t <sub>R</sub> <sup>[15]</sup>	Operation recovery time			45/55	_	-	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>13.</sup> Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C. 14. Chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating. 15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> > 100 μs or stable at V<sub>CC(min)</sub> > 100 μs.



### **Switching Characteristics**

Over the operating range

[16 17]	Description	45	ns	55 n	ıs <sup>[18]</sup>	11.24
Parameter [16, 17]	Description	Min	Max	Min	Max	Unit
Read Cycle		•	•	•	•	•
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	10	-	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to low Z [19]	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [19, 20]	_	18	_	20	ns
t <sub>LZCE</sub>	CE LOW to low Z [19]	10	_	10	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [19, 20]	_	18	_	20	ns
t <sub>PU</sub>	CE LOW to power-up	0	-	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	_	55	ns
Write Cycle [21, 22	2]	<u>.</u>				•
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	-	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	-	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	-	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [19, 20]	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z [19]	10	_	10	_	ns

### Notes

<sup>Notes
16. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Notes is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
17. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified loL/I<sub>OH</sub> as shown in the Figure 2 on page 5.
18. SOIC package is available only in 55 ns speed bin.
19. At any temperature and voltage condition, th<sub>ZCE</sub> is less than t<sub>LZCE</sub>, th<sub>ZCE</sub>, and t<sub>LZWE</sub> is less than t<sub>LZCE</sub>, and th<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
20. th<sub>HZOE</sub>, th<sub>HZCE</sub>, and th<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
21. The internal wre ite time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
22. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and thzwe.</sup> 



### **Switching Waveforms**




Figure 5. Read Cycle No. 2 (OE Controlled) [24, 25]





Figure 6. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [26, 27]



- 23. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 24. WE is HIGH for read cycles.

- 25. Address valid before or simila<u>r to CE</u> transition LOW.

  26. Data I/O is high impedance if OE = V<sub>IH</sub>.

  27. If CE goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.

  28. During this period, the I/Os are in output state and input signals must not be applied.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (CE Controlled) [29, 30]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [30, 31]



### Notes

29. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>30.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state. 31. The minimum write cycle pulse width should be equal to the sum of tsD and thzwe. 32. During this period, the I/Os are in output state and input signals must not be applied.



### **Truth Table**

CE	WE	OE	I/O	Mode	Power
H <sup>[33]</sup>	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Note 33. Chip enable  $(\overline{CE})$  must be HIGH at CMOS level to meet the  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.



### **Ordering Information**


Table 1 lists the CY62148E MoBL<sup>®</sup> key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>.

Table 1. Key features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62148ELL-45ZSXI	51-85095	32-pin TSOP II (Pb-free)	Industrial
55	CY62148ELL-55SXI	51-85081	32-pin SOIC (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 9. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) Package Outline, 51-85095




51-85095 \*D



## Package Diagrams (continued)

Figure 10. 32-pin SOIC (450 Mils) Package Outline, 51-85081



51-85081 \*E



## **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
MoBL	More Battery Life			
SOIC	Small Outline Integrated Circuit			
SRAM Static Random Access Memory				
TSOP	Thin Small Outline Package			
WE	Write Enable			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



## **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201580	AJU	01/08/2004	New data sheet.
*A	249276	SYT	08/03/2004	Changed status from Advance Information to Preliminary. Updated Features (Added RTSOP II and removed FBGA Package). Updated Functional Description (Added RTSOP II and removed FBGA Package). Updated Pin Configurations (Added RTSOP II and removed FBGA Package) Updated Operating Range (Updated Note 6 (Changed $V_{CC}$ stabilization tim from 100 $\mu s$ to 200 $\mu s$ )). Updated Data Retention Characteristics (Changed maximum value of $I_{CCD}$ parameter from 2.0 $\mu A$ to 2.5 $\mu A$ ; changed minimum value of $t_R$ parameter from 100 $\mu s$ to $t_{RC}$ ns). Updated Switching Characteristics (Changed minimum value of $t_{OH}$ parameter from 6 ns to 10 ns for both 35 ns and 45 ns speed bin; change maximum value of $t_{DOE}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed maximum value of $t_{HZOE}$ , $t_{HZWE}$ parameters from 12 ns to 15 ns for 35 ns speed bin and 15 ns to 18 ns for 35 ns speed bin and 40 ns to 35 ns for 45 ns speed bin; changed maximum value of $t_{SCE}$ parameter from 25 ns to 30 ns for 35 ns speed bin and 40 ns to 35 ns for 45 ns speed bin; changed maximum value of $t_{HZOE}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter from 15 ns to 18 ns for 35 ns speed bir changed minimum value of $t_{SD}$ parameter f
*B	414820	ZSD	12/16/2005	Changed status from Preliminary to Final. Changed the address of Cypress Semiconductor Corporation on Page 1 fror "3901 North First Street" to "198 Champion Court". Updated Features (Removed 35 ns speed bin). Updated Pin Configurations (Removed the Note "DNU pins have to be lefloating or tied to $V_{SS}$ to ensure proper application." and its reference). Updated Product Portfolio (Removed 35 ns speed bin). Updated Maximum Ratings (Updated Note 4 (to include current limit)). Updated Electrical Characteristics (Removed "L" version of CY62148E changed typical value of $I_{CC}$ parameter from 1.5 mA to 2 mA at f = 1 MHz changed maximum value of $I_{CC}$ parameter from 2 mA to 2.5 mA at f = 1 MHz changed typical value of $I_{CC}$ parameter from 12 mA to 15 mA at f = $f_{max}$ removed $I_{SB1}$ parameter and its details; changed typical value of $I_{SB2}$ parameter from 0.7 $\mu$ A to 1 $\mu$ A and maximum value of $I_{SB2}$ parameter from 2.5 $\mu$ A to 7 $\mu$ A). Updated AC Test Loads and Waveforms (Changed the AC test loa capacitance from 100 pF to 30 pF in Figure 2; changed test load parameter $R_1$ , $R_2$ , $R_{TH}$ and $V_{TH}$ from 1838 $\Omega$ , 994 $\Omega$ , 645 $\Omega$ and 1.75 V to 1800 $\Omega$ , 990 $\Omega$ 639 $\Omega$ and 1.77 V). Updated Data Retention Characteristics (Changed maximum value of $I_{CCD}$ parameter from 2.5 $\mu$ A to 7 $\mu$ A; added typical value for $I_{CCDR}$ parameter). Updated Switching Characteristics (Removed 35 ns speed bin; change minimum value of $I_{LZOE}$ parameters from 3 ns to 5 ns; changed minimum value of $I_{LZCE}$ parameter from 22 ns to 18 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value of $I_{PW}$ parameter from 30 ns to 35 ns; changed minimum value



## **Document History Page** (continued)

Document Title: CY62148E MoBL <sup>®</sup> , 4-Mbit (512K × 8) Static RAM Document Number: 38-05442				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C	464503	NXR	05/25/2006	Updated Product Portfolio (Included Automotive Range). Updated Operating Range (Included Automotive Range). Updated Electrical Characteristics (Included Automotive Range). Updated Data Retention Characteristics (Included Automotive Range). Updated Switching Characteristics (Included Automotive Range). Updated Ordering Information (Updated part numbers).
*D	485639	VKN	07/21/2006	Updated Operating Range (Replaced "2.2 V to 3.6 V" with "4.5 V to 5.5 V" in " $V_{CC}$ " column).
*E	833080	VKN	03/09/2007	Updated Electrical Characteristics: Added SOIC package in "Test Conditions" of V <sub>IL</sub> parameter and also added corresponding values. Added Note 10 and referred the same note in maximum value of V <sub>IL</sub> parameter corresponding to SOIC package.
*F	890962	VKN	03/09/2007	Updated Pin Configurations (Added Note 2 and referred the same note in Figure 1).  Updated Product Portfolio (Included Automotive-A range and removed Automotive-E range).  Updated Operating Range (Included Automotive-A range and removed Automotive-E range).  Updated Electrical Characteristics (Included Automotive-A range and removed Automotive-E range; added Note 11 (related to I <sub>SB2</sub> ) and referred the same note in I <sub>SB2</sub> parameter).  Updated Data Retention Characteristics (Included Automotive-A range and removed Automotive-E range).  Updated Switching Characteristics (Included Automotive-A range and removed Automotive-E range).  Updated Ordering Information (Updated part numbers).
*G	2947039	VKN	06/10/2010	Updated Truth Table (Added Note 33 and referred the same note in "CE" column). Updated Ordering Information (Updated part numbers). Updated Package Diagrams: spec 51-85095 – Changed revision from ** to *A. spec 51-85081 – Changed revision from *B to *C. Updated to new template.
*H	3006318	AJU	08/23/2010	Updated Data Retention Characteristics (Added Note 14 and referred the same note in I <sub>CCDR</sub> parameter). Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.
*	3235744	RAME	04/20/2011	Updated Functional Description (Removed the line "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Package Diagrams: spec 51-85095 – Changed revision from *A to *B. Completing Sunset Review.
*J	3302815	RAME	07/14/2011	Updated to new template.
*K	3539544	TAVA	03/01/2012	Updated Electrical Characteristics (Updated Note 10). Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *D. Completing Sunset Review.



## **Document History Page** (continued)

Document Title: CY62148E MoBL <sup>®</sup> , 4-Mbit (512K × 8) Static RAM Document Number: 38-05442					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*L	3992135	MEMJ	05/06/2013	Updated Functional Description: Updated description. Updated Electrical Characteristics (Added one more Test Condition "V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.1 mA" for V <sub>OH</sub> parameter and also added corresponding values). Updated Package Diagrams: spec 51-85081 – Changed revision from *D to *E. Completing Sunset Review.	
*M	4099045	VINI	08/19/2013	Updated Switching Characteristics: Added Note 16 and referred the same note in "Parameter" column. Updated to new template.	
*N	4576526	VINI	11/21/2014	Updated Features: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 22 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 31 and referred the same note in Figure 8.	
*0	4794169	NILE	06/11/2015	Updated Package Diagrams: spec 51-85095 – Changed revision from *B to *D. Updated to new template.	
*P	5285890	VINI	06/01/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated all values in "32-pin SOIC Package" and "32-pin TSOP II Package columns. Updated Data Retention Characteristics: Removed details in "Conditions" column corresponding to t <sub>R</sub> parameter (T match the speed grade). Updated to new template. Completing Sunset Review.	
*Q	6072272	VINI	02/15/2018	Updated Ordering Information: Updated part numbers. Updated to new template.	
*R	6533264	VINI	04/04/2019	Updated to new template. Completing Sunset Review.	



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In he products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whos

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05442 Rev. \*R Revised April 4, 2019 Page 18 of 18