



# 4-Mbit (256K x 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 2.2V-3.6V and 4.5V-5.5V

■ Ultra low standby power

Typical Standby current: 1 μA

Maximum Standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Available in Pb-free 44-pin TSOP II package

### **Functional Description**

The CY62146ESL is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby

mode reduces power consumption by more than 99% when deselected ( $\overline{\text{CE HIGH}}$ ). The input and output pins ( $\overline{\text{IO}}_0$  through  $\overline{\text{IO}}_{15}$ ) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High</u> Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

 $\overline{\text{To w}}$  rite to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from IO pins  $\overline{(IO_0)}$  through  $\overline{IO_7}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{17}}$ . If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from IO pins  $\overline{(IO_8)}$  through  $\overline{IO_{15}}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{17}}$ .

To read <u>from</u> the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the address pins appears on IO<sub>0</sub> to IO<sub>7</sub></u>. If Byte High Enable (BHE) is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. See the "Truth Table" on page 10 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

## Logic Block Diagram



**Cypress Semiconductor Corporation** Document #: 001-43142 Rev. \*\*


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 04, 2008



## **Pin Configuration**

Figure 1. 44-Pin TSOP II (Top View) [1]



#### **Product Portfolio**

						F	Power Di	ssipatio	า	
	Product Range V <sub>CC</sub> Range (V) [2]		V Pange (V) [2]	Speed	Operating I <sub>CC</sub> , (mA)			١)	Standby, I <sub>SB2</sub>	
	Product	Kange	ACC Lande (A)	(ns)	f = 1MHz		f = f <sub>max</sub>		<b>(μA)</b>	
					<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max
	CY62146ESL	Industrial	2.2V-3.6V and 4.5V-5.5V	45	2	2.5	15	20	1	7

#### Notes

- 1. NC pins are not connected on the die.
- No pins are not connected on the dis.
   Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6V to 4.5V.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3V, and V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ...... –65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential.....-0.5V to 6.0V DC Voltage Applied to Outputs in High-Z State  $^{[4, \, 5]}$  .....-0.5V to 6.0V DC Input Voltage<sup>[4, 5]</sup>.....-0.5V to 6.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62146ESL	Industrial	-40°C to +85°C	2.2V-3.6V, and 4.5V-5.5V

#### **Electrical Characteristics**

Over the Operating Range

					45 ns	;	
Parameter	Description	Test Co	onditions	Min	Typ [3]	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	Output HIGH Voltage $2.2 \le V_{CC} \le 2.7$ $I_{OH} = -0.1 \text{ mA}$		2.0			V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	$I_{OH} = -1.0 \text{ mA}$	2.4			]
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	$I_{OH} = -1.0 \text{ mA}$	2.4			]
$V_{OL}$	Output LOW Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	I <sub>OL</sub> = 0.1 mA			0.4	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	I <sub>OL</sub> = 2.1mA			0.4	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	I <sub>OL</sub> = 2.1mA			0.4	
V <sub>IH</sub>	Input HIGH Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		1.8		V <sub>CC</sub> + 0.3	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6				V <sub>CC</sub> + 0.3	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5				V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input LOW Voltage	$2.2 \le V_{CC} \le 2.7$				0.6	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6				0.8	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5				0.8	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μА
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ $V_O \leq$ $V_{CC}$ , Output D	Disabled	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		15	20	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS levels		2	2.5	1
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{f}}$ $f = f_{\text{max}}$ (Address and Dat $f = 0$ ( $\overline{\text{OE}}$ , $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ and		1	7	μА	
I <sub>SB2</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V, V_{IN} \ge V$	` '		1	7	μА

- 4. V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
   5. V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   6. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.



## Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	77	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		13	°C/W

#### **AC Test Loads and Waveforms**



Parameters	2.5V	3.0V	5.0V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

Document #: 001-43142 Rev. \*\*




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions			<b>Typ</b> <sup>[3]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub>	Data Retention Current	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V,$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or } V_{\text{IN}} \le 0.2V$	V <sub>CC</sub> = 1.5V		1	7	μА
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

### **Data Retention Waveform**



### Notes

 <sup>7.</sup> Tested initially and after any design or process changes that may affect these parameters.
 8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



## **Switching Characteristics**

Over the Operating Range [9]

	D	45	ns	11.74
Parameter	Description	Min	Max	Unit
Read Cycle		<u> </u>		
t <sub>RC</sub>	Read Cycle Time	45		ns
t <sub>AA</sub>	Address to Data Valid		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45	ns
t <sub>DOE</sub>	OE LOW to Data Valid		22	ns
t <sub>LZOE</sub>	OE LOW to LOW-Z <sup>[10]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[10]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>PU</sub>	CE LOW to Power Up	0		ns
t <sub>PD</sub>	CE HIGH to Power Down		45	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		22	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low-Z <sup>[10]</sup>	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH-Z <sup>[10, 11]</sup>		18	ns
Write Cycle <sup>[12]</sup>				
t <sub>WC</sub>	Write Cycle Time	45		ns
t <sub>SCE</sub>	CE LOW to Write End	35		ns
t <sub>AW</sub>	Address Setup to Write End	35		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	35		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	35		ns
t <sub>SD</sub>	Data Setup to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[10]</sup>	10		ns

<sup>9.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified |<sub>QL</sub>/I<sub>OH</sub> as shown in the AC Test Loads and Waveforms on page 4.

10. At any temperature and voltage condition, the second time that the second time time time time to the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**

Figure 2. Read Cycle No.1: Address Transition Controlled. [13, 14]





Figure 3. Read Cycle No. 2: OE Controlled [14, 15]



<sup>13. &</sup>lt;u>The</u> device is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>, <u>BHE</u>, <u>BLE</u>, or both = V<sub>IL</sub>. 14. <u>WE</u> is HIGH for read cycle.

<sup>15.</sup> Address valid before or similar to  $\overline{\text{CE}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW.



## Switching Waveforms (continued)

Figure 4. Write Cycle No 1: WE Controlled [12, 16, 17]





Figure 5. Write Cycle 2:  $\overline{\text{CE}}$  Controlled [12, 16, 17]



- 16. Da<u>ta</u> IO is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

  18. During this period, the IOs are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 6. Write Cycle 3: WE controlled, OE LOW [17]





Figure 7. Write Cycle 4: BHE/BLE Controlled, OE LOW [17]





## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	X	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (IO <sub>0</sub> –IO <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Η	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	X	L	L	Data In (IO <sub>0</sub> –IO <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram		Operating Range
45	CY62146ESL-45ZSXI	51-85087	44-pin Thin Small Outline Package Type II (Pb-free)	Industrial





### **Package Diagrams**


Figure 8. 44-Pin TSOP II, 51-85087

DIMENSION IN MM (INCH)
MAX
NIN











#### **Document History Page**

	Document Title: CY62146ESL MoBL <sup>®</sup> 4-Mbit (256K x 16) Static RAM Document Number: 001-43142							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	1875228	See ECN	VKN/AESA	New Data Sheet				

© Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-43142 Rev. \*\*

Revised January 04, 2008

Page 12 of 12

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

rww.DataSheet.in [+] Feedback