

# High Performance LVPECL Oscillator with Frequency Margining – I<sup>2</sup>C Control

#### **Features**


- Low jitter crystal oscillator (XO)
- Less than 1 ps typical root mean square (RMS) phase jitter
- Differential low-voltage positive emitter coupled logic (LVPECL) output
- Output frequency from 50 MHz to 690 MHz
- Frequency margining through I<sup>2</sup>C bus
- Factory-configured or field-programmable
- Integrated phase-locked loop (PLL)
- Pb-free package: 5.0 x 3.2 mm leadless chip carrier (LCC)
- Supply voltage: 3.3 V or 2.5 V
- Commercial and industrial temperature ranges

# **Functional Description**

The CY2XF24 is a high-performance and high-frequency XO. It uses a Cypress-proprietary low-noise PLL to synthesize the frequency from an integrated crystal. The output frequency can be changed using the I<sup>2</sup>C bus serial interface, allowing easy frequency margin testing in applications.

The CY2XF24 is available as a factory-configured device or as a field-programmable device. Factory-configured devices are configured for general use (see "Standard and Application-Specific Factory Configurations" on page 4) or they can be customer specific.


### **Logic Block Diagram**





#### **Pinouts**

Figure 1. Pin Diagram – 6-pin Ceramic LCC



**Table 1. Pin Definitions** 

Pin	Name	I/O Type	Description
1	SDA	I/O	I <sup>2</sup> C serial data
2	SCLK	CMOS input	I <sup>2</sup> C serial clock
4, 5	CLK, CLK#	LVPECL output	Differential output clock
6	$V_{DD}$	Power	Supply voltage: 2.5 V or 3.3 V
3	V <sub>SS</sub>	Power	Ground



### Contents

Standard and Application-Specific	
Factory Configurations	4
Functional Description	4
Configuration Software	4
Programming Description	4
Field-Programmable CY2XF24F	4
Factory-Configured CY2XF24	5
Programming Variables	5
Output Frequencies	5
Industrial versus Commercial Device Performance	5
Memory Map	5
Serial Interface Protocol and Timing	5
Device Address	5
Data Valid	5
Data Frame	
	6
Acknowledge Pulse	
Write Operations	6
	6
Write Operations	<b>6</b> 6
Write Operations	6 6 6

Random Read	ნ
Sequential Read	6
Absolute Maximum Conditions	8
Operating Conditions	8
DC Electrical Characteristics	8
AC Electrical Characteristics	9
I <sup>2</sup> C Bus Timing Specifications	10
Typical Output Characteristics	10
Measurement Definitions	
Termination Circuits	12
Ordering Information	13
Possible Configurations	
Package Drawings and Dimensions	
Acronyms	
Document Conventions	
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	17



#### Standard and Application-Specific Factory Configurations

Part Number	t Number Output Frequency F		RMS Phase Jitter (R	andom)
rait Nullibei	Output Frequency	Frequency Word	Offset Range	Jitter (Typical)
CY2XF24LXI009T	100 MHz (default)	0	12 kHz to 20 MHz	0.85 ps
	156.25 MHz	1	12 kHz to 20 MHz	0.76 ps
	350 MHz	2	12 kHz to 20 MHz	0.71 ps
	400 MHz	3	12 kHz to 20 MHz	0.69 ps

#### **Functional Description**

The CY2XF24 is a PLL-based high-performance clock generator. It uses an internal crystal oscillator as a reference, and outputs one differential LVPECL clock. It has an I<sup>2</sup>C bus serial interface<sup>[1]</sup>, which is used to change the output frequency.

The CY2XF24 comes configured for four different frequencies. At power-on, the four configurations are transparently loaded into an internal volatile memory which, in turn, controls the PLL. You can switch between the four frequencies through the I<sup>2</sup>C bus. You can also configure the CY2XF24 with new output frequencies by shifting new data into the internal memory.

Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while additional frequencies are available for margin testing, either during product development or in-system manufacturing test.

Note that all configuration changes made using  $I^2C$  are temporary and are lost when power is removed from the device. At power-on, the device returns to its original state.


The configuration for a particular frequency is stored in a 6-byte block of memory, known as a word. The CY2XF24 has four such words, labeled 'Frequency Word 0' through 'Frequency Word 3'. An additional register byte contains a 2-bit field, which selects one of the four frequency words. By writing to this Select Byte, you can switch back and forth between the four programmed frequencies. The select byte can be configured to select any of the four frequency words at power-on.

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency. Glitches and runt pulses are possible, and time must be allowed for the PLL to relock.

If more than four frequencies are needed, the I<sup>2</sup>C bus can be used to change any of the four frequency words. When writing frequency words through I<sup>2</sup>C, you should not change the currently selected word. Instead, write one of the three unselected words before changing the select byte to select that new word.

Figure 2 shows how the frequency words are arranged and selected.

Figure 2. Frequency Words



#### **Configuration Software**

Cypress provides CyClockWizard™ software that enables the users to create data values for shifting into the frequency words. This software is required because the algorithm is too complicated to be described here.

The user specifies the output frequency. The software then calculates the bit stream for up to four frequency words, as outlined by the register addresses for each word seen in Figure 2.

#### **Programming Description**

The CY2XF24 is a programmable device. Before being used in an application, it must be programmed with the output frequencies and other variables described in Programming Variables on page 5. Two different device types are available, each with its own programming flow. They are described in the following section.

#### Field-Programmable CY2XF24F

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyClockWizard™ Software to specify the device configuration and generate a joint electron (JEDEC - extension .jed) engineering council programming file. Programming of samples and prototype quantities is available using the CyClockWizard software along with a CY3675-CLKMAKER1 CyClockMaker Clock Programmer Kit with a CY3675-LCC6A socket adapter. Cypress's value added distribution partners also provide programming services. Field programmable devices are designated with an 'F' in the part number. They are intended for quick prototyping and inventory reduction. The software and programmer kit hardware can be downloaded from www.cypress.com by clicking the hyperlinks above.

#### Note

The serial interface is I<sup>2</sup>C Bus compliant, with the following exceptions: SDA input leakage current, SDA input capacitance, SDA and SCLK are clamped
to V<sub>DD</sub>, setup time, and output hold time.



#### Factory-Configured CY2XF24

For ready-to-use devices, the CY2XF24 is available with no field programming required. Pre-configured devices (see "Standard and Application-Specific Factory Configurations" on page 4) are available for samples or orders, or a request for a custom configuration can be made. All requests are submitted to the local Cypress field application engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and datasheet with the programmed values. This part number is used for additional sample requests and production orders. The CY2XF24 is one-time programmable (OTP).

#### **Programming Variables**

#### **Output Frequencies**

The CY2XF24 is programmed with up to four independent output frequencies, which are then selected using the I<sup>2</sup>C interface. The device can synthesize frequencies to a resolution of 1 part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2XF24 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2XF24 cannot generate frequencies in the ranges of 521 MHz to 529 MHz, and 596 MHz to 617 MHz.

#### **Industrial versus Commercial Device Performance**

Industrial and commercial devices have different internal crystals. They have a potentially significant impact on performance levels for applications requiring the lowest possible phase noise. CyClockWlzard software allows the user to select between and view the expected performance of both options.

Table 2. Device Programming Variables

Variable
Output frequency 0
Output frequency 1
Output frequency 2
Output frequency 3
Temperature range (commercial or industrial)

#### **Memory Map**

Five fields can be written through the I<sup>2</sup>C bus. Four frequency words define the output frequency. As shown in Table 3, each of these words is a 6-byte field. When writing to a frequency word, all six bytes should be written. They may be written either as individual byte writes, or as a block write. The currently selected frequency word should not be written to. All four words are symmetrical, meaning that a 6-byte value that is valid for one

word is also valid for any of the other words, and produce the same frequency.

The fifth field is the select byte, located at byte address 40h. The value written into the two least significant bits determines the active frequency word. The other bits of the byte are reserved and must be written with the values indicated in the table.

The users should never write to any address other than the 25 bytes described here.

Table 3. Frequency Words

Frequency Word	Byte Addresses (hex)	Word Select (Select Byte 40h)
0	10h to 15h	00
1	16h to 1Bh	01
2	1Ch to 21h	10
3	22h to 27h	11

Table 4. Register 40h: Select Byte

Bits	Default Value (binary)	Name	Description
7:2	000000	Reserved	Reserved. Always write this value
1:0	User- defined	Word Select	Selects the Frequency Word to determine the output frequency. 00 selects Word 0; 01 selects Word 1; 10 selects Word 2; 11 selects Word 3

#### **Serial Interface Protocol and Timing**

The CY2XF24 uses pins SDA and SCLK for an I<sup>2</sup>C bus that operates up to 100 kbits/sec in read or write mode. The CY2XF24 is always a slave on this bus, meaning that it never initiates a bus transaction. The basic write protocol is as follows:

Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; and so on, until STOP Bit. The basic serial format is illustrated in Figure 4 on page 7.

#### **Device Address**

The device  $I^2C$  address is a 7-bit value. The default  $I^2C$  address, which appears in CyClockWizard is 69H, which can be changed to any other value while generating configuration using CyClockWizard. Note that the Field Programmable (unprogrammed<sup>[2]</sup>) devices has default address as 59H.

#### **Data Valid**

Data is valid when the clock is HIGH, and may only be transitioned when the clock is LOW as illustrated in Figure 5 on page 7.

#### Note

<sup>2.</sup> Field programmable devices are shipped unprogrammed and must be programmed before being installed on a PCB. An unprogrammed device will output the crystal frequency of the integrated crystal (25 MHz for commercial and 38.8 MHz for industrial).



#### **Data Frame**

Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 6 on page 7.

START sequence - Start frame is indicated by SDA going LOW when SCLK is HIGH. Every time a start signal is given, the next 8-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits).

STOP sequence - Stop frame is indicated by SDA going HIGH when SCLK is HIGH. A stop frame frees the bus for writing to another part on the same bus or writing to another random register address.

#### **Acknowledge Pulse**

During write mode, the CY2XF24 responds with an Acknowledge (ACK) pulse after every eight bits. This is accomplished by pulling the SDA line LOW during the N\*9<sup>th</sup> clock cycle as illustrated in Figure 7 on page 8. (N = the number of bytes transmitted). After the data packet is sent during read mode, the master generates the acknowledge.

#### Write Operations

#### Writing Individual Bytes

A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed by an acknowledge bit from the slave (SDA = 0/LOW). The next eight bits must contain the data word intended for storage. After the data word is received, the slave responds with another acknowledge bit (SDA = 0/LOW), and the master must end the write sequence with a STOP condition.

#### Writing Multiple Bytes

To write more than one byte at a time, the master does not end the write sequence with a stop condition. Instead, the master can send multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, just like after the first byte, and accept data until the acknowledge bit is responded to by the STOP condition. When receiving multiple bytes, the CY2XF24 internally increments the register address.

#### **Read Operations**

Read operations are initiated the same way as write operations except that the R/W bit of the slave address is set to '1' (HIGH). There are three basic read operations: current address read, random read, and sequential read.

#### **Current Address Read**

The CY2XF24 has an onboard address counter that retains 1 more than the address of the last word access. If the last word written or read was word 'n', then a current address read operation would return the value stored in location 'n+1'. When the CY2XF24 receives the slave address with the R/W bit set to a '1', the CY2XF24 issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition, which causes the CY2XF24 to stop transmission.

#### Random Read

Through random read operations, the master may access any memory location. To perform this type of read operation, first the word address must be set. This is accomplished by sending the address to the CY2XF24 as part of a write operation. After the word address is sent, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before the internal address pointer is set. Next the master reissues the control byte with the R/W byte set to '1'. The CY2XF24 then issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition which causes the CY2XF24 to stop transmission.

#### Sequential Read

Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmission of the first 8-bit data word. This action results in an incrementing of the internal address pointer, and subsequently output of the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master may serially read the entire contents of the slave device memory. When the internal address pointer points to the FFh register, after the next increment, the pointer points to the 00h register.





Figure 3. Data Transfer Sequence on the Serial Bus



1 Bit Slave Slave Slave Slave Slave Slave SDA Write Slave ACK Slave  $R/\overline{W} = 0$ ACK ACK ACK ACK ACK ACK ACK Multiple 7-bit 8-bit 8-bit 8-bit 8-bit 8-bit 8-bit Contiguous Device Register Register Register Data Register Register Register Registers Address Data Data Address Data Data (XXH) (XXH) (XXH+1) (FFH) (XXH+2) (00H)Stop Signal Start Signal

Figure 4. Data Frame Architecture






Figure 5. Data Valid and Data Transition Periods







Figure 6. Start and Stop Frame









#### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage		-0.5	4.4	V
V <sub>IN</sub> [3]	Input voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
T <sub>S</sub>	Temperature, storage	Non Operating	<b>-</b> 55	135	°C
TJ	Temperature, junction		-40	135	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection human body model (HBM)	JEDEC STD 22-A114-B	2000	_	V
Θ <sub>JA</sub> <sup>[4]</sup>	Thermal resistance, junction to ambient	0 m/s airflow		64	°C/W

# **Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
$V_{DD}$	3.3-V supply voltage range	3.135	3.3	3.465	V
	2.5-V supply voltage range	2.375	2.5	2.625	V
	Power-up time for $V_{\mbox{\scriptsize DD}}$ to reach minimum specified voltage (power ramp is monotonic)	0.05	-	500	ms
T <sub>A</sub>	Ambient temperature (commercial)	0	_	70	°C
	Ambient temperature (industrial)	-40	_	85	°C

#### **DC Electrical Characteristics**

Parameter	Description	Condition	Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[5]</sup>	Operating supply current	$V_{DD}$ = 3.465 V, CLK = 150 MHz, output terminated	_	-	150	mA
		$V_{DD}$ = 2.625 V, CLK = 150 MHz, output terminated	_	-	145	mA
V <sub>OH</sub>	LVPECL high output voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	V <sub>DD</sub> – 1.15	-	V <sub>DD</sub> – 0.75	V
V <sub>OL</sub>	LVPECL low output voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ - 2.0 V	V <sub>DD</sub> – 2.0	-	V <sub>DD</sub> – 1.625	V
V <sub>OD1</sub>	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	$V_{DD} = 3.3 \text{ V or } 2.5 \text{ V, R}_{TERM} = 50 \Omega \text{ to}$ $V_{DD} - 2.0 \text{ V}$	600	-	1000	mV
$V_{OD2}$	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	$V_{DD}$ = 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 1.5 V	500	-	1000	mV
V <sub>OCM</sub>	LVPECL output common mode voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	$V_{DD}$ = 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 1.5 V	1.2	-	_	V

#### Notes

- 3. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
- Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.
- 5. I<sub>DD</sub> includes ~24 mA of current that is dissipated externally in the output termination resistors.



# DC Electrical Characteristics (continued)

Parameter	Description	Condition	Min	Тур	Max	Unit
V <sub>OLS</sub>	Output low voltage (SDA)	I <sub>OL</sub> = 4 mA	_	-	0.1*V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage		0.7*V <sub>DD</sub>	-	_	V
$V_{IL}$	Input low voltage		-	-	0.3*V <sub>DD</sub>	V
I <sub>IH0</sub>	Input high current (SDA)	Input = $V_{DD}$	-	-	115	μΑ
I <sub>IH1</sub>	Input high current (SCLK)	Input = $V_{DD}$	_	-	10	μΑ
I <sub>ILO</sub>	Input low current (SDA)	Input = V <sub>SS</sub>	<del>-</del> 50	-	_	μΑ
	Input low current (SCLK)	Input = $V_{SS}$	-20	-	_	μΑ
	Input capacitance (SDA)		_	15	_	pF
C <sub>IN1</sub> <sup>[6]</sup>	Input capacitance (SCLK)		1	4	_	pF

#### AC Electrical Characteristics<sup>[6]</sup>

Parameter	Description	Condition	Min	Тур	Max	Unit
F <sub>OUT</sub>	Output frequency <sup>[7]</sup>		50	_	690	MHz
FSC	Frequency stability, commercial devices <sup>[8]</sup>	$T_A = 0$ °C to 70 °C	-	_	±35	ppm
FSI	Frequency stability, industrial devices <sup>[8]</sup>	$T_A = -40  ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$	_	_	±55	ppm
AG	Aging, 10 years		_	_	±15	ppm
T <sub>DC</sub>	Output duty cycle	F <= 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
$T_R, T_F$	Output rise and fall time	20% and 80% of full output swing	0.2	0.4	1.0	ns
T <sub>LOCK</sub>	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min)$	_	_	10	ms
T <sub>LSER</sub>	Relock time	Time for CLK to reach valid frequency from serial bus change to select bits in register 40h, measured from I <sup>2</sup> C STOP	_	_	10	ms
T <sub>Jitter(\phi)</sub>	RMS phase jitter (random)	F <sub>OUT</sub> = 106.25 MHz (12 kHz to 20 MHz)		1	_	ps
		Pre-defined factory configurations <sup>[9]</sup>	S	ee Note	9	ps

- Not 100% tested, guaranteed by design and characterization.
   This parameter is specified in CyClockMaker software.
   Frequency stability is the maximum variation in frequency from F<sub>0</sub>. It includes initial accuracy, plus variation from temperature and supply voltage.
   Typical phase noise specs for factory programmed devices are listed in the table "Standard and Application-Specific Factory Configurations" on page 4.




# I<sup>2</sup>C Bus Timing Specifications


The I<sup>2</sup>C Bus Timing Specifications for part CY2XF24 are as follows [10]

Parameter	Description		Max	Unit
f <sub>SCLK</sub>	SCLK frequency		100	kHz
t <sub>HD:STA</sub>	Start mode time from SDA LOW to SCLK LOW	4	_	μS
t <sub>LOW</sub>	SCLK LOW period	4.7	_	μS
t <sub>HIGH</sub>	SCLK HIGH period	4	_	μS
t <sub>SU:DAT</sub>	Input data setup (SDA transition to SCLK rising edge)		_	ns
t <sub>HD:DAT</sub>	Input data hold (SCLK falling edge to SDA transition)		_	ns
t <sub>HD:DO</sub>	Output data hold (SCLK falling edge to SDA transition)		_	ns
t <sub>SR</sub>	Rise time of SCLK and SDA		300	ns
t <sub>SF</sub>	Fall time of SCLK and SDA		300	ns
t <sub>SU:STO</sub>	Stop mode time from SCLK HIGH to SDA HIGH		_	μS
t <sub>BUF</sub>	Stop mode to Start mode		_	μS

# **Typical Output Characteristics**

Figure 8. 2.5-V Supply and Termination to  $V_{DD}$ –1.5 V, minimum  $V_{DD}$  and maximum  $T_{A}$ 






#### Note

<sup>10.</sup> Not 100% tested, guaranteed by design and characterization.



Figure 9. 2.5-V Supply and Termination to  $\rm V_{DD}\text{--}2$  V, minimum  $\rm V_{DD}$  and maximum  $\rm T_A$ 








Figure 10. 3.3-V Supply and Termination to  $V_{DD}$ -2 V, minimum  $V_{DD}$  and maximum  $T_{A}$ 







#### **Measurement Definitions**

Figure 11. Output DC Parameters




Figure 12. Duty Cycle Timing






Figure 13. Output Rise and Fall Time



#### **Termination Circuits**

Figure 14. LVPECL Termination





#### **Ordering Information**


Part Number	Configuration	Package Description	Product Flow
Pb-free			
CY2XF24FLXCT	Field-programmable	6-pin ceramic LCC surface mount device (SMD) - tape and reel	Commercial, 0 °C to 70 °C
CY2XF24FLXIT	Field-programmable	6-pin ceramic LCC SMD - tape and reel	Industrial, –40 °C to 85 °C
CY2XF24LXI009T <sup>[11]</sup>	Factory-Configured	6-pin ceramic LCC SMD - tape and reel	Industrial, –40 °C to 85 °C

Some product offerings are factory-programmed customer-specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.

#### **Possible Configurations**

Part Number <sup>[12]</sup>	Configuration	Package Description	Product Flow
Pb-free			
CY2XF24LXCxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Commercial, 0 °C to 70 °C
CY2XF24LXIxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**



#### Notes


<sup>11.</sup> Device configuration details are described in the table "Standard and Application-Specific Factory Configurations" on page 4.

<sup>12. &</sup>quot;xxx" indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative.



# **Package Drawings and Dimensions**

Figure 15. 6-Pin 3.2 × 5.0 mm Ceramic LCC LZ06A



Dimensions in mm Kyocera dwg ref KD-VA6432-A Package Weight  $\sim$  0.12 grams

001-10044 \*B



# **Acronyms**

Table 5. Acronyms Used in this Document

Acronym	Description		
ESD	electrostatic discharge		
FAE	field application engineer		
HBM	human body model		
JEDEC	joint electron devices engineering council		
LCC	leadless chip carrier		
LVDS	Low-voltage differential signaling		
OE	output enable		
PCB	printed circuit board		
PLL	phase-locked loop		
RMS	root mean square		
XO	crystal oscillator		

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure	
%	percent	
°C	degree Celsius	
kHz	kilohertz	
mA	milliampere	
MHz	megahertz	
mm	millimeter	
ms	millisecond	
mV millivolt		
ns	nanosecond	
pF	picofarad	
ppm	parts per million	
ps	picosecond	
V volt		
Ω	ohms	
W	watt	
μΑ	microampere	
μs	microsecond	



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	2704379	KVM/PYRS	05/11/09	New datasheet	
*A	2718898	WWZ	06/15/09	Minor ECN to post datasheet to external web	
*B	2761926	KVM	09/10/09	Revised maximum output rise and fall times	
*C	2896548	KVM	03/19/10	Moved parts with 'xxx' into new table, Possible Configurations Updated package diagram	
*D	2973338	CXQ	07/08/10	Added Standard and Application-Specific Factory Configurations table on page 2.  Added phase jitter specs for pre-defined configurations into the AC Electrical Specifications table (note 8 refers users to the new table on page 2 for typical specs).  Added CY2XF24LXI625T device to the Ordering Information table and added note 9 to reference the configuration description of the new device.  Changed all references to CyberClocksOnline software to CyClockWizard. Removed section on phase noise vs jitter SW optimization.  Changed description of Word Select feature from default Word 0 to user-defined.	
*E	3183855	BASH	05/06/11	Updated template as per current Cypress standards. Added Units table. Changed status from Preliminary to Final.	
*F	3373963	PURU	09/21/11	Updated Standard and Application-Specific Factory Configurations on page and Package Drawings and Dimensions on page 14. Added new MPN CY2XF24LXI009T.	
*G	3514245	PURU	02/01/2012	2 Updated Device Address and added note 2. Updated Package Drawings and Dimensions.	
*H	3847770	AJU	01/23/2013	Updated Standard and Application-Specific Factory Configurations: Removed CY2XF24LXI625T related information.  Updated Ordering Information: Removed prune part CY2XF24LXI625T.	



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.