

**SONY**

# CXP84332M/84340M


## CMOS 8-bit Single Chip Microcomputer

### Description

CXP84332M/84340M is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer/counter, remote control reception circuit, PWM output, and 32kHz timer/counter besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP84332M/84340M also provides a sleep/stop function that enables lower power consumption.

80 pin QFP (Plastic)




### Features


- Wide-range instruction system (213 instructions) to cover various types of data
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
  - 200ns at 20MHz operation
  - 122 $\mu$ s at 32kHz operation
- Incorporated ROM capacity
  - 32K bytes (CXP84332M)
  - 40K bytes (CXP84340M)
- Incorporated RAM capacity
  - 1120 bytes
- Peripheral functions
  - A/D converter
    - 8 bits, 8 channels, successive approximation method  
(Conversion time of 16 $\mu$ s/20MHz)
  - Serial interface
    - 8-bit, 8-stage FIFO incorporated  
(Auto transfer for 1 to 8 bytes), 1 channel
    - 8-bit clock synchronization, 1 channel
  - Timers
    - 8-bit timer
    - 8-bit timer/counter
    - 19-bit time base timer
    - 16-bit capture timer/counter
    - 32kHz timer/counter
  - Remote control reception circuit
    - 8-bit pulse measuring counter, 6-stage FIFO
  - PWM output
    - 14 bits, 1 channel
- Interruption
  - 15 factors, 15 vectors, multi-interruption possible
- Standby mode
  - SLEEP/STOP
- Package
  - 80-pin plastic QFP
  - CXP84300 80-pin ceramic QFP
- Piggyback/evaluation chip

### Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram**

**Pin Assignment (Top View)**

**Note)** NC (Pin 73) must be connected to VDD.

**Pin Description**




Pin code	I/O	Functions	
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of the pull-up resistance can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CINT	I/O/Input	(Port B)	External capture input to 16-bit timer/counter.
PB1/ <u>CS0</u>	I/O/Input		Chip select input for serial interface (CH0).
PB2/ <u>SCK0</u>	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/ <u>SCK1</u>	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	Output/Output	(8 pins)	Serial data output (CH1).
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PE0/ <u>EC0</u>	Input/Input	(Port E) 6-bit port. Lower 4 bits are for inputs; upper 2 bits are for outputs. (6 pins)	External event inputs for timer/counter. (2 pins)
PE1/ <u>EC1</u>	Input/Input		Remote control reception circuit input.
PE2/RMC	Input/Input		Non-maskable interruption request input.
PE3/ <u>NMI</u>	Input/Input		14-bit PWM output.
PE4/ <u>PWM</u>	Output/Output		Rectangular wave output for 16-bit timer/counter and output for 32kHz oscillation frequency demultiplication.
PE5/TO/ADJ	Output/Output/ Output		
PF0 to PF7	I/O	(Port F) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	

Pin code	I/O	Functions	
PG0 to PG7	I/O	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PH0 to PH7	I/O	(Port H) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PI0/INT0 to PI3/INT3	I/O/Input	(Port I) 8-bit I/O ports. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.	External interruption request inputs. (4 pins)
PI4 to PI7	I/O	(8 pins)	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
TEX	Input	Crystal connectors for 32kHz timer/counter clock oscillation circuit.	
TX	Output	For usage as event counter, input to TEX, and open TX.	
RST	Input	Low-level active, system reset.	
NC		NC. Under normal operating conditions, connect to VDD.	
AVREF	Input	Reference voltage input for A/D converter.	
AVss		A/D converter GND.	
VDD		Vcc supply.	
Vss		GND	

## I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistance "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CINT CS0 SI0 SI1</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK in</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 1 pin	<p>Port B</p> <p>The circuit diagram shows the internal logic for Port B pin PB4/SO0. It includes a 'Pull-up resistance' (labeled "0" when reset) connected to an inverter. The output of the inverter is connected to a node labeled 'SO'. A 'Port B output selection' block (labeled "0" when reset) has one input connected to 'SO' and another to 'Port B data'. The output of this block is connected to a 'Port B direction' block (labeled "0" when reset). The output of 'Port B direction' is connected to a 'Data bus' via an inverter. A 'RD (Port B)' signal is also present. A note indicates '* Pull-up transistors approx. 10kΩ'.</p>	Hi-Z
PB7/SO1 1 pin	<p>Port B</p> <p>The circuit diagram shows the internal logic for Port B pin PB7/SO1. It includes a 'Port B output selection' block (labeled "1" when reset) connected to 'SO'. The output of 'Port B output selection' is connected to a 'Port B data' block. The output of 'Port B data' is connected to a 'Data bus' via an inverter. A 'RD (Port B)' signal is also present. A note indicates '* Pull-up transistors approx. 200kΩ'.</p>	High level with approx. 200kΩ resistor when reset
PC0 to PC7 8 pins	<p>Port C</p> <p>The circuit diagram shows the internal logic for Port C pins PC0 to PC7. It includes a 'Pull-up resistance' (labeled "0" when reset) connected to an inverter. The output of the inverter is connected to a node labeled 'SO'. A 'Port C data' block is connected to 'SO'. A 'Port C direction' block (labeled "0" when reset) has one input connected to 'SO' and another to 'Port C data'. The output of 'Port C direction' is connected to a 'Data bus' via an inverter. A 'RD (Port C)' signal is also present. Notes indicate '*1 Large current 12mA' and '*2 Pull-up transistors approx. 10kΩ'.</p>	Hi-Z
PE0/EC0 PE1/EC1 PE2/RMC PE3/NMI 4 pins	<p>Port E</p> <p>The circuit diagram shows the internal logic for Port E pins PE0/EC0, PE1/EC1, PE2/RMC, and PE3/NMI. It includes a 'Schmitt input' stage followed by an inverter (IP). The output of the inverter is connected to a node labeled 'EC0 EC1 RMC/NMI'. Another inverter (IP) is connected to a 'Data bus'. A 'RD (Port E)' signal is also present.</p>	Hi-Z

Pin	Circuit format	When reset
PE4/PWM 1 pin	<p>Port E</p>  <p>Port E output selection "0" when reset Port E data "1" when reset</p> <p>Data bus RD (Port E)</p>	High level
PE5/TO/ADJ 1 pin	<p>Port E</p>  <p>Output enable TO ADJ16K ADJ2K MPX</p> <p>Port E output selection Port E output selection "00" when reset Port E output selection "0" when reset Port E data "1" when reset</p> <p>Data bus RD (Port E)</p> <p>* ADJ signals are frequency dividing outputs for 32kHz oscillation frequency adjustment ADJ2K provides usage as buzzer output.</p>	High level
PD0 to PD7 PF0 to PF7 PG0 to PG7 PH0 to PH7 PI4 to PI7 36 pins	<p>Port D Port F Port G Port H Port I</p>  <p>Pull-up resistance "0" when reset Ports D, F, G, H, I data Ports D, F, G, H, I direction "0" when reset</p> <p>Data bus RD (Ports D, F, G, H, I)</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PIO/INT0 to PI3/INT3 4 pins	<p>Port I</p> <p>Pull-up resistance "0" when reset</p> <p>Port I data</p> <p>Port I direction "0" when reset</p> <p>Data bus</p> <p>RD (Port I)</p> <p>INT0 INT1 INT2 INT3</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop.</li> </ul>	Oscillation
TEX TX 2 pins	<ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become "Low" level and "High" level respectively.</li> </ul>	Oscillation
RST 1 pin	<p>Pull-up resistance</p> <p>Mask option OP</p> <p>Schmitt input</p>	Low level

**Absolute Maximum Ratings**(V<sub>ss</sub> = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	V <sub>ss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
High level output current	I <sub>OH</sub>	-5	mA	Output per pin
High level total output current	$\Sigma I_{OH}$	-50	mA	Total for all output pins
Low level output current	I <sub>OL</sub>	15	mA	Value per pin, excluding large current outputs
	I <sub>OLC</sub>	20	mA	Value per pin <sup>*2</sup> for large current outputs
Low level total output current	$\Sigma I_{OL}$	100	mA	Total for all output pins
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	

<sup>\*1) V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.</sup><sup>\*2) The large current drive transistor is the N-ch transistor of Port C (PC).</sup>

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

**Recommended Operating Conditions**(V<sub>ss</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range for high speed mode <sup>*1</sup>
		3.5	5.5		Guaranteed operation range for low speed mode <sup>*1</sup>
		2.7	5.5		Guaranteed operation range with TEX clock
		2.5	5.5		Guaranteed data hold range during STOP
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	<sup>*2</sup>
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	Hysteresis input <sup>*3</sup>
	V <sub>IHEX</sub>	V <sub>DD</sub> - 0.4	V <sub>DD</sub> + 0.3	V	EXTAL <sup>*4</sup>
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	<sup>*2</sup>
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	Hysteresis input <sup>*3</sup>
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL <sup>*4</sup>
Operating temperature	T <sub>opr</sub>	-20	+75	°C	

<sup>\*1) High speed mode is 1/2 frequency dividing clock selection; low-speed mode is 1/16 frequency dividing clock selection.</sup><sup>\*2) Value for each pin of normal input ports (PA, PB3, PB4, PB6, PC, PD, PF to PH, PI4 to PI7).</sup><sup>\*3) Value of the following pins: RST, CINT, CS0, SCK0, SCK1, EC0, EC1, RMC, NMI, INT0, INT1, INT2, INT3.</sup><sup>\*4) Specifies only during external clock input.</sup>

**Electrical Characteristics****DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
High level output current	VOH	PA to PD, PE4, PE5, PF to PI	VDD = 4.5V, IOH = -0.5mA	4.0			V	
			VDD = 4.5V, IOH = -1.2mA	3.5			V	
Low level output current	VOL	PC	VDD = 4.5V, IOL = 1.8mA			0.4	V	
			VDD = 4.5V, IOL = 3.6mA			0.6	V	
Input current	I <sub>IHE</sub>	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA	
	I <sub>ILE</sub>		VDD = 5.5V, Vil = 0.4V	-0.5		-40	μA	
	I <sub>IHT</sub>	TEX	VDD = 5.5V, Vil = 5.5V	0.1		10	μA	
	I <sub>ILT</sub>			-0.1		-10	μA	
	I <sub>ILR</sub>	RST*1	VDD = 5.5V, Vil = 0.4V	-1.5		-400	μA	
	I <sub>IL</sub>	PA to PD*2, PF to PI*2	VDD = 4.5V, Vil = 4.0V			-2.0	mA	
				-10			μA	
I/O leakage current	I <sub>Iz</sub>	PE0 to PE3, RST*1	VDD = 5.5V, Vi = 0, 5.5V			±10	μA	
Power supply current*3	I <sub>DD1</sub>	V <sub>DD</sub>	High-speed mode operation (1/2 frequency dividing clock)			32	mA	
	I <sub>DD2</sub>		VDD = 5.5V, 20MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)			38	100	μA
	I <sub>DDS1</sub>		SLEEP mode			1.4	10	mA
	I <sub>DDS2</sub>		VDD = 5.5V, 20MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)			9	30	μA
	I <sub>DDS3</sub>		VDD = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)				10	μA
			STOP mode					
			VDD = 5.5V, termination of 20MHz and 32kHz crystal oscillation					
Input capacity	C <sub>IN</sub>	PA, PB0 to PB6, PC, PD, PE0 to PE3, PF to PI, EXTAL, XTAL, TEX, TX, RST	Clock 1MHz 0V for all pins excluding measured pins			10	20	pF

\*1) RST specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected.

\*2) PA to PD, and PF to PI pins specify the input current when pull-up resistance has been selected; leakage current when no resistance has been selected. (Excludes output PB7)




\*3) When all pins are open.

**AC Characteristics****(1) Clock timing**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f <sub>C</sub>	XTAL EXTAL	Fig. 1, Fig. 2	1		20	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	23.0			ns
System clock input rise time, fall time	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	EC0 EC1	Fig. 3	t <sub>sys</sub> + 50*1			ns
Event count input clock rise time, fall time	t <sub>ER</sub> , t <sub>EF</sub>	EC0 EC1	Fig. 3			20	ms
System clock frequency	f <sub>C</sub>	TEX TX	V <sub>DD</sub> = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	t <sub>TL</sub> , t <sub>TH</sub>	TEX	Fig. 3	10			μs
Event count input clock rise time, fall time	t <sub>TR</sub> , t <sub>TF</sub>	TEX	Fig. 3			20	ms

\*1) t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selected) of the control clock register (address: 00FEH).

t<sub>sys</sub> (ns) = 2000/f<sub>C</sub> (upper two bits = "00"), 4000/f<sub>C</sub> (upper two bits = "01"), 16000/f<sub>C</sub> (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**

## (2) Serial transfer (CH0)


(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t <sub>DCKS</sub>	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↑ → SCK0 float delay time	t <sub>DCKSF</sub>	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↓ → SO0 delay time	t <sub>DCKS0</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 ↑ → SO0 float delay time	t <sub>DCKSOF</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 High level width	t <sub>WHCS</sub>	SCK0	Chip select transfer mode	t <sub>sys</sub> + 200		ns
SCK0 cycle time	t <sub>KCY</sub>	SCK0	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
SCK0 High, Low level width	t <sub>KH</sub> t <sub>KL</sub>	SCK0	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc – 50		ns
SI0 input set-up time (for SCK0 ↑)	t <sub>SIK</sub>	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t <sub>SKI</sub>	SI0	SCK0 input mode	t <sub>sys</sub> + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t <sub>KSO</sub>	SO0	SCK0 input mode		t <sub>sys</sub> +200	ns
			SCK0 output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selected) of the control clock register (address: 00FEH).

t<sub>sys</sub> (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")


**Note 2)** The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.

**Fig. 4. Serial transfer CH0 timing**

**Serial transfer (CH1)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t <sub>KCY</sub>	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 High, Low level width	t <sub>KH</sub> t <sub>KL</sub>	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input set-up time (for SCK1 ↑)	t <sub>SIK</sub>	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t <sub>KSI</sub>	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

**Note)** The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.


**Fig. 5. Serial transfer CH1 timing**

## (3) A/D converter characteristics

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, AV<sub>REF</sub> = 4.0 to V<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						±5	LSB
Zero transition voltage	V <sub>ZT</sub> *1		Ta = 25°C V <sub>DD</sub> = AV <sub>REF</sub> = 5.0V V <sub>SS</sub> = AV <sub>SS</sub> = 0V	-10	10	110	mV
Full-scale transition voltage	V <sub>FT</sub> *2			4870	4970	5070	mV
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub> *3			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub> *3			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN7		0		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operation mode		0.6	1.0	mA
	I <sub>REFS</sub>		SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definition of A/D converter terms



\*1) V<sub>ZT</sub> : Value at which the digital transfer value changes from 00<sub>H</sub> to 01<sub>H</sub> and vice versa.

\*2) V<sub>FT</sub> : Value at which the digital transfer value changes from FE<sub>H</sub> to FF<sub>H</sub> and vice versa.

\*3) f<sub>ADC</sub> indicates the values below due to the contents of bit 6 (CKS) of the A/D control register (ADC: 00F9<sub>H</sub>) and bits 7 (PCK1) and 6 (PCK0) of the clock control register (CLC: 00FE<sub>H</sub>).

CKS PCK1, 0	0 (φ/2 selection)	1 (φ selection)
00 (φ = f <sub>EX</sub> /2)	f <sub>ADC</sub> = fc/2	f <sub>ADC</sub> = fc
01 (φ = f <sub>EX</sub> /4)	f <sub>ADC</sub> = fc/4	f <sub>ADC</sub> = fc/2
11 (φ = f <sub>EX</sub> /16)	f <sub>ADC</sub> = fc/16	f <sub>ADC</sub> = fc/8

(4) Interruption, reset input (Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High, Low level width	t <sub>IH</sub> t <sub>IL</sub>	INT0 INT1 INT2 INT3 NMI		1		μs
Reset input Low level width	t <sub>RSL</sub>	$\overline{\text{RST}}$		32/fc		μs

Fig 7. Interruption input timing






Fig. 8.  $\overline{\text{RST}}$  input timing



## Appendix

**Fig. 9. Recommended oscillation circuit**




## Products List

Manufacturer	Model	fc (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA16.00MXZ072	16.00	0	0	0	(i)
	CSA20.00MXZ046	20.00				
RIVER ELETEC CO., LTD.	HC-49/U03	16.00	8	8	0	(ii)
		20.00	6	6		
KINSEKI LTD.	P3	32.768kHz	50	22	1M	(iii)

## Mask option table

Item	Content	
Reset pin pull-up resistance	Non-existent	Existent

**Example of Representative Characteristics**

## Package Outline

Unit: mm

