

## CMOS 8-bit Single Chip Microcomputer

### Description

The CXP836P60/836P61 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time-base timer, sub timer/counter, LCD controller/driver and remote control reception circuit besides the basic configurations of 8-bit CPU, PROM, RAM, and I/O port.

The CXP836P60/836P61 also provides a sleep/stop function that enables lower power consumption.


The CXP836P60 and CXP836P61 are the PROM-incorporated version of the CXP83508/83512/83516/83620/83624 and CXP83509/83513/83517/83621/83625 with built-in mask ROM, and they are able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

### Features


- Wide-range instruction system (213 instructions) to cover various types of data.
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle      400ns at 10MHz operation (4.5 to 5.5V)  
                                       1 $\mu$ s at 4MHz operation (2.7 to 5.5V)  
                                       122 $\mu$ s at 32kHz operation (2.7 to 5.5V)
- Incorporated PROM capacity    60K bytes
- Incorporated RAM capacity     736 bytes (includes LCD display data area and serial interface RAM)
- Peripheral functions
  - A/D converter                    8-bit, 8-channel, successive approximation method  
 (Conversion time of 12.4 $\mu$ s/10MHz)
  - Serial interface                 Incorporated buffer RAM  
 (Auto transfer for 1 to 32 bytes), 1 channel
  - Timer                            8-bit clock synchronized type (MSB/LSB first selectable), 1 channel  
 8-bit timer, 8-bit timer/counter, 19-bit time-base timer,  
 Sub timer/counter
  - LCD controller/driver          Maximum 128 segment display possible (during 1/4 duty)  
 4 common output, 32 segment output  
 Display method static, 1/2, 1/3, 1/4 duty  
 Bias method 1/2, 1/3 bias
  - Remote control reception circuit      8-bit pulse measuring counter, 6-stage FIFO
- Interruption                        14 factors, 14 vectors, multi-interruption possible
- Standby mode                      Sleep/stop
- Package                            80-pin plastic QFP/LQFP


### Structure

Silicon gate CMOS IC





Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram**

**Pin Assignment (Top View) CXP836P60 (QFP package)**

**Note)** Do not make any connections to Vpp (Pin 75).

**Pin Assignment (Top View) CXP836P60 (LQFP package)**

**Pin Assignment (Top View) CXP836P61 (QFP package)**

**Note)** Do not make any connections to Vpp (Pin 73).

**Pin Description**

| Symbol                   | I/O               | Functions   |  |
|--------------------------|-------------------|---|--|
| PA0/AN0<br>to<br>PA7/AN7 | I/O/Analog input  | (Port A)<br>8-bit I/O port. I/O can be set in a bit unit.<br>Standby release input can be set in a bit unit.<br>Incorporation of pull-up resistor can be set through the program in a bit unit.<br>(8 pins) | Analog inputs to A/D converter.<br>(8 pins)  |
| PB0                      | I/O               | (Port B)<br>8-bit I/O port. I/O can be set in a bit unit.<br>Incorporation of pull-up resistor can be set through the program in a bit unit.<br>(8 pins)  | Chip select input for serial interface (CH0).  |
| PB1/CS0                  | I/O/Input         |   | Serial clock I/O (CH0).  |
| PB2/SCK0                 | I/O/I/O           |   | Serial data input (CH0).   |
| PB3/SI0                  | I/O/Input         |   | Serial data output (CH0).  |
| PB4/SO0                  | I/O/Output        |   | Serial clock I/O (CH1).  |
| PB5/SCK1                 | I/O/I/O           |   | Serial data input (CH1).   |
| PB6/SI1                  | I/O/Input         |   | Serial data output (CH1).  |
| PB7/SO1                  | I/O/Output        |   |  |
| PC0 to PC7               | I/O               | (Port C)<br>8-bit I/O port. I/O can be set in a bit unit. Capable of driving 12mA sink current. Incorporation of pull-up resistor can be set through the program in a bit unit.<br>(8 pins)                 |  |
| PE0/INT0/EC              | Input/Input/Input | (Port E)<br>7-bit port. Lower 5 bits are for inputs; upper 2 bits are for outputs.<br>(7 pins)  | External event inputs for 8-bit timer/counter.   |
| PE1/INT1                 | Input/Input       |   | External interruption request inputs.<br>(4 pins)  |
| PE2/INT2                 | Input/Input       |   |  |
| PE3/INT3                 | Input/Input       |   | Remote control reception circuit input.  |
| PE4/RMC                  | Input/Input       |   | Output for 8-bit timer/counter rectangular wave.   |
| PE5/TO                   | Output/Output     |   |  |
| PE6/ADJ                  | Output/Output     |   | Output for TEX oscillation frequency division.   |
| PH0/INT4                 | I/O/Input         | (Port H)<br>1-bit I/O port.<br>Incorporation of pull-up resistor can be set through the program.<br>(1 pin)   | External interruption request input.<br>(1 pin)  |
| PI0/TX                   | Input             | (Port I)<br>2-bit input port.<br>(2 pins)   | Crystal connectors for sub timer/counter clock oscillation. For usage as event counter, input to TEX, and leave TX open. |
| PI1/TEX                  | Input/Input       |   |  |

| Symbol                               | I/O           | Functions   |  |  |
|--------------------------------------|---------------|---|--|--|
| PD0/SEG16<br>to<br>PD7/SEG23         | Output/Output | (Port D)<br>8-bit output port.<br>(8 pins)  | LCD segment signal outputs.<br>(16 pins) |  |
| PF0/SEG24<br>to<br>PF7/SEG31         | Output/Output | (Port F)<br>8-bit output port.<br>(8 pins)  |  |  |
| SEG0 to SEG15                        | Output        | LCD segment signal output. (16 pins)  |  |  |
| COM0 to COM3                         | Output        | LCD common signal output. (4 pins)  |  |  |
| V <sub>LC1</sub> to V <sub>LC3</sub> |               | LCD bias power supply. (3 pins)   |  |  |
| V <sub>L</sub>                       | Output        | Control pin to cut off the current flowing to external LCD bias resistor during standby.  |  |  |
| EXTAL                                | Input         | Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL. |  |  |
| RST                                  | Input         | Low-level active system reset.  |  |  |
| V <sub>PP</sub>                      |               | Positive power supply pin for writing of built-in PROM.<br>Do not make any connections under normal operation.  |  |  |
| V <sub>DD</sub>                      |               | Positive power supply.  |  |  |
| V <sub>SS</sub>                      |               | GND.  |  |  |

## I/O Circuit Format for Pins

| Pin                                     | Circuit format  | After a reset |
|---|---|---------------|
| PA0/AN0<br>to<br>PA7/AN7<br>8 pins      | <p>Port A</p> <p>Pull-up resistor<br/>"0" after a reset</p> <p>Port A data</p> <p>Port A direction<br/>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port A)</p> <p>Port A function select<br/>"0" after a reset</p> <p>Edge detection circuit</p> <p>Standby release</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistor<br/>approx. 100kΩ (VDD = 4.5 to 5.5V)<br/>approx. 150kΩ (VDD = 2.7 to 3.3V)</p> | Hi-Z          |
| PB0<br>1 pin                            | <p>Port B</p> <p>Pull-up resistor<br/>"0" after a reset</p> <p>Port B data</p> <p>Port B direction<br/>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistor<br/>approx. 100kΩ (VDD = 4.5 to 5.5V)<br/>approx. 150kΩ (VDD = 2.7 to 3.3V)</p>  | Hi-Z          |
| PB1/CS0<br>PB3/SI0<br>PB6/SI1<br>3 pins | <p>Port B</p> <p>Pull-up resistor<br/>"0" after a reset</p> <p>Port B data</p> <p>Port B direction<br/>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port B)</p> <p>CS0<br/>SI0<br/>SI1</p> <p>Schmitt input</p> <p>* Pull-up transistor<br/>approx. 100kΩ (VDD = 4.5 to 5.5V)<br/>approx. 150kΩ (VDD = 2.7 to 3.3V)</p>  | Hi-Z          |

| Pin                                | Circuit format | After a reset |
|------------------------------------|----------------|---------------|
| PB2/SCK0<br>PB5/SCK1<br><br>2 pins |                | Hi-Z          |
| PB4/SO0<br>PB7/SO1<br><br>2 pins   |                | Hi-Z          |
| PC0 to PC7<br><br>8 pins           |                | Hi-Z          |

| Pin  | Circuit format | After a reset   |
|--|----------------|---|
| PE0/INT0/EC<br>PE1/INT1<br>PE2/INT2<br>PE3/INT3<br>PE4/RMC<br>5 pins | <p>Port E</p>  | Hi-Z  |
| PE5/TO<br>1 pin  | <p>Port E</p>  | High level  |
| PE6/ADJ<br>1 pin   | <p>Port E</p>  | High level<br>High level<br>at ON<br>resistance<br>of pull-up<br>transistor<br>during a<br>reset. |
| PH0/INT4<br>1 pin  | <p>Port H</p>  | Hi-Z  |

| Pin   | Circuit format   | After a reset                 |
|---|--|-------------------------------|
| PI0/TX<br>PI1/TEX<br>2 pins   | <p>Port I</p> <p>TEX oscillation control circuit<br/>"1" after a reset</p> <p>Internal data bus<br/>RD (Port I)</p> <p>Internal data bus<br/>RD (Port I)</p> <p>Schmitt input</p> <p>Clock input</p> | Oscillation halted port input |
| PDO/SEG16<br>to<br>PD7/SEG23<br>PF0/SEG24<br>to<br>PF7/SEG31<br>16 pins | <p>Port D<br/>Port F</p> <p>Port D, F data</p> <p>Port/segment output select<br/>"0" after a reset</p> <p>Segment data</p> <p>Segment driver</p>   | Segment Output (VDD level)    |
| SEG0 to SEG15<br>16 pins  | <p>Segment</p> <p>VCH</p> <p>VCL</p>   | VDD level                     |
| COM0 to COM3<br>4 pins  | <p>Common</p> <p>VDD</p> <p>VLC1</p> <p>VLC2</p> <p>VLC3</p>   | VDD level                     |

| Pin                     | Circuit format  | After a reset                 |
|-------------------------|---|-------------------------------|
| VL<br>1 pin             | <p>"0" after a reset</p>  | Hi-Z                          |
| EXTAL<br>XTAL<br>2 pins | <ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop. XTAL becomes high level.</li> </ul> | Oscillation                   |
| RST<br>1 pin            | <p>Pull-up resistor</p> <p>Mask option</p> <p>Schmitt input</p>   | Low level<br>(during a reset) |

**Absolute Maximum Ratings**(V<sub>SS</sub> = 0V)

| Item                            | Symbol   | Rating                     | Unit | Remarks  |
|---------------------------------|--|----------------------------|------|--|
| Supply voltage                  | V <sub>DD</sub>  | -0.3 to +7.0               | V    |  |
|                                 | V <sub>PP</sub>  | -0.3 to +13.0              | V    | PROM incorporated version fixed                          |
| LCD bias voltage                | V <sub>LC1</sub> , V <sub>LC2</sub> , V <sub>LC3</sub> | -0.3 to +7.0* <sup>1</sup> | V    |  |
| Input voltage                   | V <sub>IN</sub>  | -0.3 to +7.0* <sup>1</sup> | V    |  |
| Output voltage                  | V <sub>OUT</sub>                                       | -0.3 to +7.0* <sup>1</sup> | V    |  |
| High level output current       | I <sub>OH</sub>  | -5                         | mA   | Output per pin   |
| High level total output current | $\Sigma I_{OH}$  | -50                        | mA   | Total for all output pins                                |
| Low level output current        | I <sub>OL</sub>  | 15                         | mA   | Value per pin, excluding high current output pins        |
|                                 | I <sub>OLC</sub>                                       | 20                         | mA   | Value per pin for high current output pins* <sup>2</sup> |
| Low level total output current  | $\Sigma I_{OL}$  | 100                        | mA   | Total for all output pins                                |
| Operating temperature           | T <sub>OPR</sub>                                       | -20 to +75                 | °C   |  |
| Storage temperature             | T <sub>STG</sub>                                       | -55 to +150                | °C   |  |
| Allowable power dissipation     | P <sub>D</sub>   | 600                        | mW   | QFP-80P-L01  |
|                                 |  | 380                        | mW   | LQFP-80P-L01   |
|                                 |  | 380                        | mW   | QFP-80P-L03  |

<sup>\*1</sup> V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.<sup>\*2</sup> The high current drive transistor is the N-ch transistor of Port C (PC).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(Vss = 0V)

| Item                     | Symbol | Min.      | Max.      | Unit | Remarks  |
|--------------------------|--------|-----------|-----------|------|--|
| Supply voltage           | VDD    | 4.5       | 5.5       | V    | fc = 10MHz or less   |
|                          |        | 2.7       | 5.5       |      | fc = 4MHz or less  |
|                          |        | 2.7       | 5.5       |      | Guaranteed operation range during 1/2 and 1/4 frequency dividing mode        |
|                          |        | 2.7       | 5.5       |      | Guaranteed operation range during 1/16 frequency dividing mode or sleep mode |
|                          |        | 2.5       | 5.5       |      | Guaranteed operation range with TEX clock                                    |
| LCD bias voltage         | VLC1   | Vss       | VDD       | V    | Guaranteed data hold range during stop                                       |
|                          | VLC2   |           |           |      |  |
|                          | VLC3   |           |           |      |  |
| High level input voltage | VIH    | 0.7VDD    | VDD       | V    | *1   |
|                          | VIHS   | 0.8VDD    | VDD       | V    | Hysteresis input*2   |
|                          | VIHEX  | VDD - 0.4 | VDD + 0.3 | V    | EXTAL*3, TEX*5   |
| Low level input voltage  | VIL    | 0         | 0.3VDD    | V    | *1   |
|                          | VILS   | 0         | 0.2VDD    | V    | Hysteresis input*2   |
|                          | VILEX  | -0.3      | 0.4       | V    | EXTAL*3, TEX*5   |
| Operating temperature    | Topr   | -20       | +75       | °C   |  |

\*1 Value for each pin of normal input ports (PA, PB0, PB4, PB7, PC and PI).

\*2 Value of the following pins;  $\overline{RST}$ ,  $\overline{CS0}$ , SI0, SI1,  $\overline{SCK0}$ ,  $\overline{SCK1}$ ,  $\overline{EC/INT0}$ , INT1, INT2, INT3, INT4 and RMC.

\*3 Specifies only during external clock input.

\*4 Optimal values are determined by LCD used.

\*5 Specifies only during external event count input.

**Electrical Characteristics****DC Characteristics** ( $V_{DD} = 4.5$  to  $5.5V$ )

(Ta = -20 to +75°C, Vss = 0V)

| Item                      | Symbol            | Pins   | Conditions  | Min.  | Typ. | Max. | Unit |
|---------------------------|-------------------|--|---|-------|------|------|------|
| High level output voltage | VOH               | SCK0*1, SO0*1                                    | $V_{DD} = 4.5V, I_{OH} = -1.0mA$  | 4.0   |      |      | V    |
|                           |                   | SCK1*1, SO1*1                                    | $V_{DD} = 4.5V, I_{OH} = -2.4mA$  | 3.5   |      |      | V    |
|                           |                   | PA, PB, PC,<br>PD*2, PE5,<br>PE6,                | $V_{DD} = 4.5V, I_{OH} = -0.5mA$  | 4.0   |      |      | V    |
|                           |                   | PF*2, PH0,<br>VL (VOL only)                      | $V_{DD} = 4.5V, I_{OH} = -1.2mA$  | 3.5   |      |      | V    |
| Low level output voltage  | VOL               | PC   | $V_{DD} = 4.5V, I_{OL} = 1.8mA$   |       |      | 0.4  | V    |
|                           |                   | VL (VOL only)                                    | $V_{DD} = 4.5V, I_{OL} = 3.6mA$   |       |      | 0.6  | V    |
|                           |                   | PC   | $V_{DD} = 4.5V, I_{OL} = 12.0mA$  |       |      | 1.5  | V    |
| Input current             | I <sub>IHE</sub>  | EXTAL  | $V_{DD} = 5.5V, V_{IH} = 5.5V$  | 0.5   |      | 40   | V    |
|                           | I <sub>IIE</sub>  |  | $V_{DD} = 5.5V, V_{IL} = 0.4V$  | -0.5  |      | -40  | μA   |
|                           | I <sub>IHT</sub>  | TEX  | $V_{DD} = 5.5V, V_{IH} = 5.5V$  | 0.1   |      | 10   | μA   |
|                           | I <sub>IIT</sub>  |  |   | -0.1  |      | -10  | μA   |
|                           | I <sub>ILR</sub>  |  | $V_{DD} = 5.5V$<br>$V_{IL} = 0.4V$  | -1.5  |      | -400 | μA   |
|                           | I <sub>IL</sub>   | PA to PC*4,<br>PE0 to PE4,<br>PH*4, PI,<br>RST*3 |   |       |      | -45  | μA   |
|                           | I <sub>IH</sub>   |  | $V_{DD} = 4.5V, V_{IH} = 4.0V$  | -2.78 |      |      | μA   |
| I/O leakage current       | I <sub>Iz</sub>   |  | $V_{DD} = 5.5V$<br>$V_I = 0, 5.5V$  |       |      | ±10  | μA   |
| Common output impedance   | R <sub>COM</sub>  | COM0 to COM3                                     | $V_{DD} = 5V$<br>$V_{LC1} = 3.75V$<br>$V_{LC2} = 2.5V$<br>$V_{LC3} = 1.25V$   |       | 3    | 5    | kΩ   |
| Segment output impedance  | R <sub>SEG</sub>  | SEG0 to SEG15,<br>SEG16 to SEG31*2               |   |       | 5    | 15   | kΩ   |
| Supply current*5          | I <sub>DD1</sub>  | V <sub>DD</sub>                                  | High-speed mode operation<br>(1/2 frequency dividing clock)<br><br>$V_{DD} = 5.5V, 10MHz$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF) |       | 14   | 45   | mA   |
|                           | I <sub>DDS1</sub> |  | Sleep mode<br><br>$V_{DD} = 5.5V, 10MHz$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF)  |       | 2.8  | 9    | mA   |
|                           | I <sub>DDS3</sub> |  | Stop mode<br><br>$V_{DD} = 5.5V, 10MHz$ and termination<br>of TEX oscillation   |       |      | 10   | μA   |

| Item           | Symbol          | Pins   | Conditions   | Min. | Typ. | Max. | Unit |
|----------------|-----------------|--|--|------|------|------|------|
| Input capacity | C <sub>IN</sub> | PA to PC,<br>PE0 to PE4, PH,<br>PI, EXTAL, RST | Clock 1MHz<br>0V for all pins excluding<br>measured pins |      | 10   | 20   | pF   |

- \*<sup>1</sup> Specifies when Port B output buffer capability switching register (BUFB: 01F4h) selects the buffer capability to high.
- \*<sup>2</sup> Common pins of PD0/SEG16 to PD7/SEG23, PF0/SEG24 to PF7/SEG31, PD and PF is the case when the common pin is selected as port; SEG16 to SEG31 is when the common pin is selected as segment output.
- \*<sup>3</sup> RST specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.
- \*<sup>4</sup> Pins PA to PC, and PH0 specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.
- \*<sup>5</sup> When all output pins are left open.

**Electrical Characteristics****DC Characteristics** ( $V_{DD} = 2.7$  to  $3.3V$ )

(Ta = -20 to +75°C, Vss = 0V)

| Item                      | Symbol            | Pins   | Conditions   | Min. | Typ. | Max. | Unit |
|---------------------------|-------------------|--|--|------|------|------|------|
| High level output voltage | VOH               | SCK0*1, SO0*1  | $V_{DD} = 2.7V, I_{OH} = -0.24mA$  | 2.5  |      |      | V    |
|                           |                   | SCK1*1, SO1*1  | $V_{DD} = 2.7V, I_{OH} = -0.9mA$   | 2.1  |      |      | V    |
|                           |                   | PA, PB, PC, PD*2, PE5, PE6, PF*2, PH0, VL (VOL only) | $V_{DD} = 2.7V, I_{OH} = -0.12mA$  | 2.5  |      |      | V    |
|                           |                   |  | $V_{DD} = 2.7V, I_{OH} = -0.45mA$  | 2.1  |      |      | V    |
| Low level output voltage  | VOL               |  | $V_{DD} = 2.7V, I_{OL} = 1.0mA$  |      |      | 0.25 | V    |
|                           |                   |  | $V_{DD} = 2.7V, I_{OL} = 1.4mA$  |      |      | 0.4  | V    |
|                           |                   | PC   | $V_{DD} = 2.7V, I_{OL} = 4.5mA$  |      |      | 0.9  | V    |
| Input current             | I <sub>IHE</sub>  | EXTAL  | $V_{DD} = 3.3V, V_{IH} = 3.3V$   | 0.3  |      | 20   | V    |
|                           | I <sub>IIE</sub>  |  | $V_{DD} = 3.3V, V_{IL} = 0.3V$   | -0.3 |      | -20  | μA   |
|                           | I <sub>IHT</sub>  | TEX  | $V_{DD} = 3.3V, V_{IH} = 3.3V$   | 0.1  |      | 10   | μA   |
|                           | I <sub>ILT</sub>  |  |  | -0.1 |      | -10  | μA   |
|                           | I <sub>ILR</sub>  | RST*3  | $V_{DD} = 3.3V$  | -0.9 |      | -200 | μA   |
|                           | I <sub>IL</sub>   |  | $V_{IL} = 0.3V$  |      |      | -20  | μA   |
|                           | I <sub>IIH</sub>  |  | $V_{DD} = 2.7V, V_{IH} = 2.4V$   | 0.9  |      |      | μA   |
| I/O leakage current       | I <sub>Iz</sub>   | PA to PC*4, PE0 to PE4, PH*4, PI, RST*3              | $V_{DD} = 3.3V$<br>$V_I = 0, 3.3V$   |      |      | ±10  | μA   |
| Common output impedance   | R <sub>COM</sub>  | COM0 to COM3   | $V_{DD} = 3V$<br>$V_{LC1} = 2.25V$<br>$V_{LC2} = 1.5V$<br>$V_{LC3} = 0.75V$            |      | 4.5  | 7.5  | kΩ   |
| Segment output impedance  | R <sub>SEG</sub>  | SEG0 to SEG15, SEG16 to SEG31*2                      |  |      | 10   | 30   | kΩ   |
| Supply current*5          | I <sub>DD1</sub>  | V <sub>DD</sub>                                      | High-speed mode operation<br>(1/2 frequency dividing clock)                            |      | 3    | 9    | mA   |
|                           | I <sub>DD2</sub>  |  | $V_{DD} = 3.3V, 4MHz$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF)  |      | 34   | 100  | μA   |
|                           | I <sub>DD3</sub>  |  | $V_{DD} = 3.3V, TEX^6$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 47pF) |      | 0.65 | 2.5  | mA   |
|                           | I <sub>DDS1</sub> | V <sub>DD</sub>                                      | Sleep mode   |      | 16   | 30   | μA   |
|                           | I <sub>DDS2</sub> |  | $V_{DD} = 3.3V, 4MHz$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF)  |      | 10   |      | μA   |
|                           | I <sub>DDS3</sub> | V <sub>DD</sub>                                      | $V_{DD} = 3.3V, TEX^6$ crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 47pF) |      |      |      | mA   |
|                           |                   |  | Stop mode  |      |      |      | μA   |
|                           |                   |  | $V_{DD} = 3.3V, 4MHz$ and termination of<br>TEX oscillation                            |      |      |      |      |

| Item           | Symbol          | Pins   | Conditions   | Min. | Typ. | Max. | Unit |
|----------------|-----------------|--|--|------|------|------|------|
| Input capacity | C <sub>IN</sub> | PA to PC,<br>PE0 to PE4, PH,<br>PI, EXTAL, RST | Clock 1MHz<br>0V for all pins excluding<br>measured pins |      | 10   | 20   | pF   |

- \*<sup>1</sup> Specifies when Port B output buffer capability switching register (BUFB: 01F4h) selects the buffer capability to high.
- \*<sup>2</sup> Common pins of PD0/SEG16 to PD7/SEG23, PF0/SEG24 to PF7/SEG31, PD and PF is the case when the common pin is selected as port; SEG16 to SEG31 is when the common pin is selected as segment output.
- \*<sup>3</sup> RST specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.
- \*<sup>4</sup> Pins PA to PC, and PH0 specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.
- \*<sup>5</sup> When all output pins are left open.
- \*<sup>6</sup> The value when 32.768kHz oscillator is connected to TEX.

## AC Characteristics

## (1) Clock timing

(Ta = -20 to +75°C, V<sub>DD</sub> = 2.7 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                       | Symbol                               | Pin           | Conditions  | Min. | Typ. | Max.   | Unit |
|--|--------------------------------------|---------------|---|------|------|--------|------|
| System clock frequency                     | fc                                   | XTAL<br>EXTAL | Fig. 1, Fig. 2<br>V <sub>DD</sub> = 4.5 to 5.5V                         | 1    |      | 10     | MHz  |
|  |                                      |               |   | 1    |      | 5      |      |
| System clock input pulse width             | txL,<br>txH                          | EXTAL         | Fig. 1, Fig. 2<br>V <sub>DD</sub> = 4.5 to 5.5V<br>external clock drive | 37.5 |      |        | ns   |
|  |                                      |               |   | 77.5 |      |        |      |
| System clock input rise and fall time      | t <sub>CR</sub> ,<br>t <sub>CF</sub> | EXTAL         | Fig. 1, Fig. 2<br>external clock drive                                  |      |      | 200    | ns   |
| Event count input clock pulse width        | t <sub>EH</sub> ,<br>t <sub>EL</sub> | EC            | Fig. 3  |      |      |        | ns   |
| Event count input clock rise and fall time | t <sub>ER</sub> ,<br>t <sub>EF</sub> | EC            | Fig. 3  |      |      | 20     | ms   |
| System clock frequency                     | fc                                   | TEX<br>TX     | V <sub>DD</sub> = 2.7 to 5.5V<br>Fig. 2 (32kHz clock applied condition) |      |      | 32.768 | kHz  |
| Event count input clock input pulse width  | t <sub>RL</sub> ,<br>t <sub>RH</sub> | TEX           | Fig. 3  | 10   |      |        | μs   |
| Event count input clock rise and fall time | t <sub>TR</sub> ,<br>t <sub>TF</sub> | TEX           | Fig. 3  |      |      | 20     | ms   |

\*1 tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEh).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11").




Fig. 1. Clock timing




Fig. 2. Clock applied conditions




Fig. 3. Event count clock timing

## (2) Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

| Item  | Symbol     | Pin               | Conditions  | Min.                    | Max.                    | Unit |
|---|------------|-------------------|---|-------------------------|-------------------------|------|
| $\overline{CS} \downarrow \rightarrow SCK$<br>delay time      | tDCSK      | $\overline{SCK0}$ | Chip select transfer mode<br>( $SCK$ = output mode) |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS} \uparrow \rightarrow SCK$<br>float delay time  | tDCSKF     | $\overline{SCK0}$ | Chip select transfer mode<br>( $SCK$ = output mode) |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>delay time       | tDCSO      | SO0               | Chip select transfer mode                           |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>float delay time | tDCSOF     | SO0               | Chip select transfer mode                           |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS}$ high level width                              | tWHCS      | $\overline{CS0}$  | Chip select transfer mode                           | t <sub>sys</sub> + 200  |                         | ns   |
| $\overline{SCK}$ cycle time                                   | tkCY       | $\overline{SCK0}$ | Input mode  | 2t <sub>sys</sub> + 200 |                         | ns   |
|   |            |                   | Output mode   | 16000/fc                |                         | ns   |
| SCK high and low<br>level widths                              | tKH<br>tKL | $\overline{SCK0}$ | Input mode  | t <sub>sys</sub> + 100  |                         | ns   |
|   |            |                   | Output mode   | 8000/fc – 100           |                         | ns   |
| SI input setup time<br>(for $SCK \uparrow$ )                  | tsIK       | SI0               | $\overline{SCK}$ input mode                         | -t <sub>sys</sub> + 100 |                         | ns   |
|   |            |                   | $\overline{SCK}$ output mode                        | 200                     |                         | ns   |
| SI input hold time<br>(for $SCK \uparrow$ )                   | tksi       | SI0               | $\overline{SCK}$ input mode                         | 2t <sub>sys</sub> + 100 |                         | ns   |
|   |            |                   | $\overline{SCK}$ output mode                        | 100                     |                         | ns   |
| $SCK \downarrow \rightarrow SO$<br>delay time                 | tkso       | SO0               | $\overline{SCK}$ input mode                         |                         | 2t <sub>sys</sub> + 200 | ns   |
|   |            |                   | $\overline{SCK}$ output mode                        |                         | 100                     | ns   |

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEh).

t<sub>sys</sub> [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** CS, SCK, SI and SO indicates CS0, SCK0, SI0 and SO0, respectively.

**Note 3)** The load condition for the SCK output mode, SO output delay time is 50pF + 1TTL.

**Note 4)** The value when Port B output buffer capability switching register (BUFB: 01F4h) selects buffer capability to normal.

**Serial transfer (CH0)**

(Ta = -20 to +75°C, VDD = 2.7 to 3.3V, Vss = 0V)

| Item  | Symbol     | Pin               | Conditions                                       | Min.                    | Max.                    | Unit |
|---|------------|-------------------|--|-------------------------|-------------------------|------|
| $\overline{CS} \downarrow \rightarrow \overline{SCK}$<br>delay time     | tDCSK      | $\overline{SCK0}$ | Chip select transfer mode<br>(SCK = output mode) |                         | t <sub>sys</sub> + 250  | ns   |
| $\overline{CS} \uparrow \rightarrow \overline{SCK}$<br>float delay time | tDCSKF     | $\overline{SCK0}$ | Chip select transfer mode<br>(SCK = output mode) |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>delay time                 | tDCSO      | SO0               | Chip select transfer mode                        |                         | t <sub>sys</sub> + 250  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>float delay time           | tDCSOF     | SO0               | Chip select transfer mode                        |                         | t <sub>sys</sub> + 200  | ns   |
| $\overline{CS}$ high level width  | tWHCS      | $\overline{CS0}$  | Chip select transfer mode                        | t <sub>sys</sub> + 200  |                         | ns   |
| $\overline{SCK}$ cycle time   | tkCY       | $\overline{SCK0}$ | Input mode                                       | 2t <sub>sys</sub> + 200 |                         | ns   |
|   |            |                   | Output mode                                      | 16000/fc                |                         | ns   |
| SCK high and low<br>level widths  | tkH<br>tkL | $\overline{SCK0}$ | Input mode                                       | t <sub>sys</sub> + 100  |                         | ns   |
|   |            |                   | Output mode                                      | 8000/fc – 150           |                         | ns   |
| SI input setup time<br>(for SCK $\uparrow$ )                            | tsIK       | SI0               | $\overline{SCK}$ input mode                      | -t <sub>sys</sub> + 100 |                         | ns   |
|   |            |                   | $\overline{SCK}$ output mode                     | 200                     |                         | ns   |
| SI input hold time<br>(for SCK $\uparrow$ )                             | tkSI       | SI0               | $\overline{SCK}$ input mode                      | 2t <sub>sys</sub> + 100 |                         | ns   |
|   |            |                   | $\overline{SCK}$ output mode                     | 100                     |                         | ns   |
| $\overline{SCK} \downarrow \rightarrow SO$<br>delay time                | tkSO       | SO0               | $\overline{SCK}$ input mode                      |                         | 2t <sub>sys</sub> + 250 | ns   |
|   |            |                   | $\overline{SCK}$ output mode                     |                         | 125                     | ns   |

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEh).

t<sub>sys</sub> [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)**  $\overline{CS}$ ,  $\overline{SCK}$ , SI and SO indicates  $\overline{CS0}$ ,  $\overline{SCK0}$ , SI0 and SO0, respectively.

**Note 3)** The load condition for the  $\overline{SCK}$  output mode, SO output delay time is 50pF.

**Note 4)** The value when Port B output buffer capability switching register (BUFB: 01F4h) selects buffer capability to high.




Fig. 4. Serial transfer CH0 timing

**Serial Transfer (CH1)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                              | Symbol                             | Pin  | Conditions      | Min.         | Max. | Unit |
|-----------------------------------|------------------------------------|------|-----------------|--------------|------|------|
| SCK cycle time                    | t <sub>KCY</sub>                   | SCK1 | Input mode      | 1000         |      | ns   |
|                                   |                                    |      | Output mode     | 8000/fc      |      | ns   |
| SCK high and low level widths     | t <sub>KH</sub><br>t <sub>KL</sub> | SCK1 | Input mode      | 400          |      | ns   |
|                                   |                                    |      | Output mode     | 4000/fc – 50 |      | ns   |
| SI input setup time<br>(for SCK↑) | t <sub>SIK</sub>                   | SI1  | SCK input mode  | 100          |      | ns   |
|                                   |                                    |      | SCK output mode | 200          |      | ns   |
| SI input hold time<br>(for SCK↑)  | t <sub>KSI</sub>                   | SI1  | SCK input mode  | 200          |      | ns   |
|                                   |                                    |      | SCK output mode | 100          |      | ns   |
| SCK↓ → SO delay time              | t <sub>KSO</sub>                   | SO1  | SCK input mode  |              | 200  | ns   |
|                                   |                                    |      | SCK output mode |              | 100  | ns   |

**Note 1)** tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEh).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** SCK, SI and SO indicates SCK1, SI1 and SO1, respectively.

**Note 3)** The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.

**Note 4)** The value when Port B output buffer capability switching register (BUFB: 01F4h) selects buffer capability to normal.

**Serial Transfer (CH1)**(Ta = -20 to +75°C, V<sub>DD</sub> = 2.7 to 3.3V, V<sub>SS</sub> = 0V)

| Item                              | Symbol                             | Pin  | Conditions      | Min.          | Max. | Unit |
|-----------------------------------|------------------------------------|------|-----------------|---------------|------|------|
| SCK cycle time                    | t <sub>KCY</sub>                   | SCK1 | Input mode      | 1000          |      | ns   |
|                                   |                                    |      | Output mode     | 8000/fc       |      | ns   |
| SCK high and low level widths     | t <sub>KH</sub><br>t <sub>KL</sub> | SCK1 | Input mode      | 400           |      | ns   |
|                                   |                                    |      | Output mode     | 4000/fc – 100 |      | ns   |
| SI input setup time<br>(for SCK↑) | t <sub>SIK</sub>                   | SI1  | SCK input mode  | 100           |      | ns   |
|                                   |                                    |      | SCK output mode | 200           |      | ns   |
| SI input hold time<br>(for SCK↑)  | t <sub>KSI</sub>                   | SI1  | SCK input mode  | 200           |      | ns   |
|                                   |                                    |      | SCK output mode | 100           |      | ns   |
| SCK↓ → SO delay time              | t <sub>KSO</sub>                   | SO1  | SCK input mode  |               | 250  | ns   |
|                                   |                                    |      | SCK output mode |               | 125  | ns   |

**Note 1)** tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEh).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** SCK, SI and SO indicates SCK1, SI1 and SO1, respectively.

**Note 3)** The load condition for the SCK1 output mode, SO1 output delay time is 50pF.

**Note 4)** The value when Port B output buffer capability switching register (BUFB: 01F4h) selects buffer capability to high.




Fig. 5. Serial transfer CH1 timing


## (3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

| Item                          | Symbol             | Pin        | Conditions  | Min.                   | Typ. | Max.            | Unit |
|-------------------------------|--------------------|------------|---|------------------------|------|-----------------|------|
| Resolution                    |                    |            |   |                        |      | 8               | Bits |
| Linearity error               |                    |            |   |                        |      | $\pm 3$         | LSB  |
| Zero transition voltage       | V <sub>ZT</sub> *1 |            | Ta = 25°C<br>V <sub>DD</sub> = 5.0V<br>V <sub>ss</sub> = 0V | -10                    | 10   | 70              | mV   |
| Full-scale transition voltage | V <sub>FT</sub> *2 |            |   | 4910                   | 4970 | 5030            | mV   |
| Conversion time               | t <sub>CONV</sub>  |            |   | 31/f <sub>ADC</sub> *3 |      |                 | μs   |
| Sampling time                 | t <sub>SAMP</sub>  |            |   | 10/f <sub>ADC</sub> *3 |      |                 | μs   |
| Analog input voltage          | V <sub>IAN</sub>   | AN0 to AN7 |   | 0                      |      | V <sub>DD</sub> | V    |

(Ta = -20 to +75°C, VDD = 2.7 to 3.3V, Vss = 0V)

| Item                          | Symbol             | Pin        | Conditions  | Min.                   | Typ. | Max.            | Unit |
|-------------------------------|--------------------|------------|---|------------------------|------|-----------------|------|
| Resolution                    |                    |            |   |                        |      | 8               | Bits |
| Linearity error               |                    |            |   |                        |      | $\pm 3$         | LSB  |
| Zero transition voltage       | V <sub>ZT</sub> *1 |            | Ta = 25°C<br>V <sub>DD</sub> = 2.7V<br>V <sub>ss</sub> = 0V | -10                    | 11   | 40              | mV   |
| Full-scale transition voltage | V <sub>FT</sub> *2 |            |   | 2651                   | 2688 | 2716            | mV   |
| Conversion time               | t <sub>CONV</sub>  |            |   | 31/f <sub>ADC</sub> *3 |      |                 | μs   |
| Sampling time                 | t <sub>SAMP</sub>  |            |   | 10/f <sub>ADC</sub> *3 |      |                 | μs   |
| Analog input voltage          | V <sub>IAN</sub>   | AN0 to AN7 |   | 0                      |      | V <sub>DD</sub> | V    |



\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00h to 01h and vice versa.

\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FEh to FFh and vice versa.



\*3 f<sub>ADC</sub> = fc/4

Fig. 6. Definition of A/D converter terms

## (4) Interruption, reset input

(Ta = -20 to +75°C, VDD = 2.7 to 5.5V, Vss = 0V)

| Item   | Symbol               | Pin                                  | Conditions | Min.  | Max. | Unit |
|--|----------------------|--------------------------------------|------------|-------|------|------|
| External interruption<br>high and low level widths | $t_{IH}$<br>$t_{IL}$ | INT0<br>INT1<br>INT2<br>INT3<br>INT4 |            | 1     |      | μs   |
| Reset input low level width                        | $t_{RSL}$            | $\overline{RST}$                     |            | 32/fc |      | μs   |

**Fig. 7. Interruption input timing****Fig. 8.  $\overline{RST}$  input timing**

## Appendix




Fig. 9. SPC700 series recommended oscillation circuit

| Manufacturer           | Model         | fc (MHz) | C1 (pF)           | C2 (pF)           | Rd ( $\Omega$ ) | Circuit example | Remarks     |
|------------------------|---------------|----------|-------------------|-------------------|-----------------|-----------------|-------------|
| MURATA MFG CO., LTD.   | CSA4.19MG     | 4.19     | 100               | 100               | 0               | (i)             |             |
|                        | CSA8.00MG     | 8.00     | 30                | 30                | 0               |                 |             |
|                        | CSA10.0MT     | 10.00    | 30                | 30                | 0               |                 |             |
|                        | CST4.19MGW*1  | 4.19     | 100               | 100               | 0               | (ii)            |             |
|                        | CST8.00MTW*1  | 8.00     | 30                | 30                | 0               |                 |             |
|                        | CST10.00MTW*1 | 10.00    | 30                | 30                | 0               |                 |             |
| RIVER ELETEC CO., LTD. | HC-49/U03     | 4.19     | 22                | 22                | 1.0k            | (i)             |             |
|                        |               | 8.00     | 15                | 15                | 100             |                 |             |
|                        |               | 10.00    | 10                | 10                | 100             |                 |             |
| KINSEKI LTD.           | CX-5F         | 4.19     | 33                | 33                | 2.2k            | (i)             | CL = 12.0pF |
|                        |               | 8.00     | 18                | 18                | 0               |                 | CL = 12.0pF |
|                        |               | 10.00    | 15                | 15                | 0               |                 | CL = 12.0pF |
| TDK Corporation        | FCR4.19MC5*1  | 4.19     | 30 ( $\pm 20\%$ ) | 30 ( $\pm 20\%$ ) | 0               | (ii)            |             |
|                        | FCR8.0MC5*1   | 8.00     | 20 ( $\pm 20\%$ ) | 20 ( $\pm 20\%$ ) |                 |                 |             |
|                        | FCR10.0MC5*1  | 10.00    | 20 ( $\pm 20\%$ ) | 20 ( $\pm 20\%$ ) |                 |                 |             |
|                        | CCR4.19MC3*1  | 4.19     | 36 ( $\pm 20\%$ ) | 36 ( $\pm 20\%$ ) |                 |                 |             |
|                        | CCR8.0MC5*1   | 8.00     | 20 ( $\pm 20\%$ ) | 20 ( $\pm 20\%$ ) |                 |                 |             |
|                        | CCR10.0MC5*1  | 10.00    | 20 ( $\pm 20\%$ ) | 20 ( $\pm 20\%$ ) |                 |                 |             |
| Seiko Instruments Inc. | VTC-200       | 32.768   | 18                | 18                | 330k            | (iii)           | CL = 12.5pF |
|                        | SP-T          | 75.00    | 4                 | 4                 | 100k            |                 | CL = 6.0pF  |

\*1 Those marked with an \*1 signify types with built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).



FCR\*\*\*: Lead-type ceramic oscillator

CCR\*\*\*: Surface mounted-type ceramic oscillator

CL : Load Capacitor

## Product List

| Item                     | Products                |              |              |              |                                 |              |              |              |                    |                     |                                   |                       |                       |  |
|--------------------------|-------------------------|--------------|--------------|--------------|---------------------------------|--------------|--------------|--------------|--------------------|---------------------|-----------------------------------|-----------------------|-----------------------|--|
|                          | Mask                    |              |              |              |                                 |              |              |              |                    |                     | PROM                              |                       |                       |  |
|                          | CXP<br>83508            | CXP<br>83512 | CXP<br>83516 | CXP<br>83620 | CXP<br>83624                    | CXP<br>83509 | CXP<br>83513 | CXP<br>83517 | CXP<br>83621       | CXP<br>83625        | CXP836P60Q<br>-1- □□□             | CXP836P60R<br>-1- □□□ | CXP836P61Q<br>-1- □□□ |  |
| Package                  | 80-pin plastic QFP/LQFP |              |              |              | 0.65mm pitch 80-pin plastic QFP |              |              |              | 80-pin plastic QFP | 80-pin plastic LQFP | 80-pin plastic QFP (0.65mm pitch) |                       |                       |  |
| ROM capacity             | 8K bytes                | 12K bytes    | 16K bytes    | 20K bytes    | 24K bytes                       | 8K bytes     | 12K bytes    | 16K bytes    | 20K bytes          | 24K bytes           | PROM 60K bytes                    |                       |                       |  |
| RST pin pull-up resistor | Existent/Non-existent   |              |              |              |                                 |              |              |              | Existent           |                     |                                   |                       |                       |  |


**Characteristics Curve**

**Package Outline**


Unit: mm

**CXP836P60**

80PIN QFP (PLASTIC)

**CXP836P60**

80PIN LQFP (PLASTIC)


**DETAIL A**

PACKAGE STRUCTURE

|                  |                |
|------------------|----------------|
| PACKAGE MATERIAL | EPOXY RESIN    |
| LEAD TREATMENT   | SOLDER PLATING |
| LEAD MATERIAL    | 42 ALLOY       |
| PACKAGE MASS     | 0.5g           |

## CXP836P61

80PIN QFP (PLASTIC)



## PACKAGE STRUCTURE

|            |               |                  |                 |
|------------|---------------|------------------|-----------------|
| SONY CODE  | QFP-80P-L03   | PACKAGE MATERIAL | EPOXY RESIN     |
| EIAJ CODE  | QFP080-P-1414 | LEAD TREATMENT   | SOLDER PLATING  |
| JEDEC CODE | _____         | LEAD MATERIAL    | 42/COPPER ALLOY |
|            |               | PACKAGE MASS     | 0.6g            |