

## Power Amplifier/Antenna Switch + Low Noise Down Conversion Mixer for PHS

### Description

The CXG1096FN is an MMIC consisting of the power amplifier, diversity antenna supported switch and low noise down conversion mixer.

This IC is designed using the Sony's GaAs J-FET process featuring a single positive power supply operation.

### Features

- Operates at a single positive power supply:  $V_{DD} = 3V$
- Diversity antenna supported switch
- Small mold package: 26-pin HSOF


#### <Power amplifier/antenna switch transmitter block >

- Low current consumption:  $I_{DD} = 150mA$   
( $P_{OUT} = 20.2dBm$ ,  $f = 1.9GHz$ )
- High power gain:  $G_p = 40dB$  Typ.  
( $P_{OUT} = 20.2dBm$ ,  $f = 1.9GHz$ )

#### <Antenna switch receiver block/

#### low noise down conversion mixer>

- Low current consumption:  $I_{DD} = 5.5mA$  Typ  
(When no signal)
- High conversion gain:  $G_c = 19.5dB$  Typ  
( $f = 1.9GHz$ )
- Low distortion: Input IP3 =  $-12dBm$  Typ. ( $f = 1.9GHz$ )
- High image compression ratio: IMR =  $40dBc$  Typ.  
( $f = 1.9GHz$ )
- High 1/2 IF compression ratio: 1/2IFR =  $47dBc$  Typ.  
( $f = 1.9GHz$ )



26 pin HSOF (Plastic)

### Absolute Maximum Ratings

#### <Power amplifier block>

• Supply voltage	$V_{DD}$	6	V
• Voltage between gate and source	$V_{GSO}$	1.5	V
• Drain current	$I_{DD}$	550	mA
• Allowable power dissipation	$P_D$	3	W

#### <Switch block>

Control voltage	$V_{CTL}$	6	V
-----------------	-----------	---	---

#### <Front-end block>

• Supply voltage	$V_{DD}$	6	V
• Input power	$P_{RF}$	+10	dBm

#### <Common to each block>

• Channel temperature	$T_{ch}$	150	°C
• Operating temperature	$T_{opr}$	-35 to +85	°C
• Storage temperature	$T_{stg}$	-65 to +150	°C

### Applications

Japan digital cordless telephones (PHS)


### Structure

GaAs J-FET MMIC

### Note on Handling

GaAs MMICs are ESD sensitive devices. Special handling precautions are required.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram and External Circuit****Pin Configuration**

PIN	14	VGG
GND	15	CAP
VDD1	16	POUT
VDD2	17	Tx
VDD3	18	VCTL1
GND	19	ANT2
Rx	20	ANT1
VCTL2	21	GND
RFIN	22	VDD (RF AMP)
CAP	23	GND
GND	24	VDD (LO AMP)
CAP	25	GND
IFOUT/VDD (IF AMP, MIX)	26	LOIN

## Electrical Characteristics

These specifications are when the Sony's recommended evaluation board shown on page 6 is used.

### 1. Power Amplifier Block + Antenna Switch Transmitter Block

These specifications are common to the ANT1 transmission and ANT2 transmission.

Unless otherwise specified:  $V_{DD} = 3V$ ,  $I_{DD} = 150mA$ ,  $P_{OUT} = 20.2dBm$ ,  $f = 1.9GHz$

When ANT1 transmission:  $V_{CTL1} = 3V$ ,  $V_{CTL2} = 0V$

When ANT2 transmission:  $V_{CTL1} = 0V$ ,  $V_{CTL2} = 3V$

( $T_a = 25^{\circ}C$ )

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Current consumption	$I_{DD}$			150		mA
Gate voltage adjustment value	$V_{GG}$		0.04		0.6	V
Output power	$P_{OUT}$	Measured with the ANT pin	20.2			dBm
Power gain	$G_P$		36	40		dB
Adjacent channel leak power ratio ( $600 \pm 100kHz$ )	ACPR600kHz	Measured with the ANT pin		-63	-55	dBc
Adjacent channel leak power ratio ( $900 \pm 100kHz$ )	ACPR900kHz	Measured with the ANT pin		-70	-60	dBc
Occupied bandwidth	OBW	Measured with the ANT pin	250	275		kHz
2nd-order harmonic level	—	Measured with the ANT pin			-25	dBc
3rd-order harmonic level	—	Measured with the ANT pin			-25	dBc

### 2. Antenna Switch Receiver Block + Low Noise Down Conversion Mixer Block

These specifications are common to the ANT1 reception and ANT2 reception.

Unless otherwise specified:  $V_{DD} = 3V$ ,  $RF1 = 1.90GHz/-35dBm$ ,  $LO = 1.66GHz/-15dBm$

When ANT1 reception:  $V_{CTL1} = 0V$ ,  $V_{CTL2} = 3V$

When ANT2 reception:  $V_{CTL1} = 3V$ ,  $V_{CTL2} = 0V$

( $T_a = 25^{\circ}C$ )

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Current consumption	$I_{DD}$	When no signal		5.5	7.5	mA
Conversion gain	$G_c$	When a small signal	17	19.5		dB
Noise figure	NF	When a small signal		4.4	5.5	dB
Input IP3	IIP3	*1	-17	-12		dBm
Image suppression ratio	IMR	$RF2 = 1.42GHz/-35dBm$	25	40		dBc
1/2 IF suppression ratio	1/2IFR	$RF2 = 1.78GHz/-35dBm$	41	47		dBc
$2 \times LO-IF$ suppression ratio	—	$RF2 = 3.08GHz/-35dBm$	39	45		dBc
$2 \times LO+IF$ suppression ratio	—	$RF2 = 3.56GHz/-35dBm$	34	65		dBc
LO to ANT leak	$P_{LK}$			-50	-40	dBm

\*1 Conversion from IM3 compression ratio during  $FR1 = 1.9000GHz/-35dBm$  and  $FR2 = 1.9006GHz/-35dBm$  input.


## Example of Representative Characteristics

### 1. Power Amplifier + Antenna Switch Transmitter Block ( $f = 1.9\text{GHz}$ , $T_a = 25^\circ\text{C}$ )

**P<sub>OUT</sub>, ACPR600kHz vs. P<sub>IN</sub>**

$V_{DD} = 3\text{V}$ ,  $V_{GG} = \text{const.}$ ,  
 $I_{DD} = 150\text{mA}$  (@ $P_{OUT} = 20.2\text{dBm}$ ),  
 $P_{IN} = \text{var.}$   
When ANT1 transmission:  $V_{CTL1} = 3\text{V}$ ,  $V_{CTL2} = 0\text{V}$   
When ANT2 transmission:  $V_{CTL1} = 0\text{V}$ ,  $V_{CTL2} = 3\text{V}$


The data shown below is common to ANT1 and ANT2.



**P<sub>OUT</sub>, ACPR600kHz vs. V<sub>DD</sub>**

$V_{DD} = \text{var.}$ ,  $V_{GG} = \text{const.}$ ,  
 $I_{DD} = 150\text{mA}$  (@ $V_{DD} = 3\text{V}$ ,  $P_{OUT} = 20.2\text{dBm}$ ),  
 $P_{IN} = -19.7\text{dBm}$   
When ANT1 transmission:  $V_{CTL1} = 3\text{V}$ ,  $V_{CTL2} = 0\text{V}$   
When ANT2 transmission:  $V_{CTL1} = 0\text{V}$ ,  $V_{CTL2} = 3\text{V}$


The data shown below is common to ANT1 and ANT2.



**G<sub>p</sub>, ACPR600kHz vs. I<sub>DD</sub>**

$V_{DD} = 3\text{V}$ ,  $V_{GG} = \text{var.}$ ,  $I_{DD} = \text{var.}$ ,  $P_{IN} = \text{var.}$ ,  
 $P_{OUT} = 20.2\text{dBm}$   
When ANT1 transmission:  $V_{CTL1} = 3\text{V}$ ,  $V_{CTL2} = 0\text{V}$   
When ANT2 transmission:  $V_{CTL1} = 0\text{V}$ ,  $V_{CTL2} = 3\text{V}$

The data shown below is common to ANT1 and ANT2.




## 2. Antenna Switch Receiver Block + Low Noise Down Conversion Mixer ( $T_a = 25^\circ\text{C}$ )

### Gc, NF vs. PLO

$V_{DD} = 3V$ , RF1 = 1.90GHz/small signal,  
LO = 1.66GHz

When ANT1 reception: VCTL1 = 0V, VCTL2 = 3V  
When ANT2 reception: VCTL1 = 3V, VCTL2 = 0V

The data shown below is common to ANT1 and ANT2.




### Pout, PIM3 vs. PIN

$V_{DD} = 3V$ , RF1 = 1.9000GHz, RF2 = 1.9006GHz,  
LO = 1.66GHz/-15dBm

When ANT1 reception: VCTL1 = 0V, VCTL2 = 3V  
When ANT2 reception: VCTL1 = 3V, VCTL2 = 0V

The data shown below is common to ANT1 and ANT2.




### Input IP3, PLK vs. PLO


$V_{DD} = 3V$ , RF = 1.90GHz/-35dBm,  
LO = 1.66GHz

When ANT1 reception: VCTL1 = 0V, VCTL2 = 3V  
When ANT2 reception: VCTL1 = 3V, VCTL2 = 0V

Input IP3 is common to ANT1 and ANT2.




## Recommended Evaluation Board



Glass fabric-base epoxy board (4 layers)  
Thickness between layers 1 and 2: 0.2mm  
Dimensions: 50mm × 50mm




## Enlarged Diagram of External Circuit Block



## Package Outline

Unit: mm

HSOF 26PIN(PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.06g