SONY

CXD3511Q

Digital Signal Driver/Timing Generator

Description

The CXD3511Q incorporates digital signal processor type RGB driver, color shading correction, selectable delay line and timing generator functions onto a single IC. Operation is possible with a system clock up to 200 [MHz] (max.). This IC can process video signals in bands up to UXGA standard, and can output the timing signals for driving various Sony LCD panels such as SXGA and XGA.

Features


- Various picture quality adjustment functions such as user adjustment, white balance adjustment and gamma correction
- OSD MIX, black frame processing, mute and limiter functions
- LCD panel color shading correction function
- Selectable delay line
- Drives various Sony data projector LCD panels such as SXGA and XGA
- Controls the CXA3512R and CXA3562R sampleand-hold drivers
- Line inversion and field inversion signal generation
- Supports AC drive of LCD panels during no signal

Applications

LCD projectors and other video equipment

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Vss = 0V)

Operating temperature

Absolute Maximu	m Kat	Absolute Maximum Ratings (VSS = UV)							
 Supply voltage 	V_{DD1}	Vss - 0.5 to +3.0	٧						
	V_{DD2}	Vss - 0.5 to +4.0	٧						
 Input voltage 	Vı	$Vss-0.5\ to\ Vdd1\ +\ 0.5$	٧						
 Output voltage 	Vo	$Vss-0.5\ to\ Vdd1\ +\ 0.5$	٧						
• Storage temperat	ure								
	Tstg	-55 to +125	°C						
• Junction tempera	ture								
	Tj	125	°C						
Recommended O	peratir	ng Conditions							
 Supply voltage 	V_{DD1}	2.3 to 2.7	٧						
	V_{DD2}	3.0 to 3.6	٧						


Topr

-20 to +75


°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration



Pin Description

Pin No.	Symbol	I/O	Description	Input pin processing for open status
1	YS1	ı	OSD YS input (port 1)	L
2	R2OSD1	ı	OSD Red data input (port 2)	_
3	R2OSD0	ı	OSD Red data input (port 2)	_
4	G2OSD1	ı	OSD Green data input (port 2)	_
5	G2OSD0	I	OSD Green data input (port 2)	_
6	V _{DD2}	_	I/O power supply	_
7	Vss	_	GND	_
8	B2OSD1	I	OSD Blue data input (port 2)	
9	B2OSD0	I	OSD Blue data input (port 2)	
10	YM2	I	OSD YM input (port 2)	L
11	YS2	I	OSD YS input (port 2)	L
12	PCTL	I	Parallel I/F control signal input	Н
13	PCLK	I	Parallel I/F clock input	_
14	PDAT9	I	Parallel I/F data input	_
15	PDAT8	I	Parallel I/F data input	_
16	PDAT7	I	Parallel I/F data input	_
17	PDAT6	I	Parallel I/F data input	_
18	V _{DD2}	_	I/O power supply	
19	Vss	_	GND	_
20	PDAT5	I	Parallel I/F data input	_
21	PDAT4	I	Parallel I/F data input	_
22	PDAT3	ı	Parallel I/F data input	_
23	PDAT2	I	Parallel I/F data input	_
24	PDAT1	I	Parallel I/F data input	_
25	V _{DD1}	_	Internal operation power supply	_
26	PDAT0	I	Parallel I/F data input	
27	XCLR1	I	External clear (Low: reset)	Н
28	XCLR2	I	External clear (Low: reset)	Н
29	XCLR3	I	External clear (Low: reset)	Н
30	Vss	_	GND	_
31	HDIN	ı	Horizontal sync signal input	_
32	VDIN	ı	Vertical sync signal input	_
33	Vss		GND	_
34	Vss		GND	_
35	CLKC	I	Clock input (CMOS input)	_
36	V _{DD1}		Internal operation power supply	
37	V _{DD1}	_	Internal operation power supply	

Pin No.	Symbol	I/O	Description	Input pin processing for open status
38	CLKP	I	Clock input (small-amplitude differential input, positive polarity)	_
39	CLKN	I	Clock input (small-amplitude differential input, negative polarity)	_
40	V _{DD2}	_	I/O power supply	_
41	CLKSEL1	I	Input clock selection. (High: CLKC, Low: CLKP, CLKN)	L
42	V _{DD1}	_	Internal operation power supply	_
43	Vss	_	GND	_
44	CLKSEL2	I	Internal clock path selection. (High: no frequency division, Low: frequency division)	L
45	PLLDIV	I	Internal PLL setting. (High: 55MHz or less, Low: 55MHz or more)	L
46	Vss	_	GND	_
47	CLKOUT	0	Internal clock output (inverted output)	_
48	Vss	_	GND	_
49	B2OUT0	0	Blue data output (port 2)	_
50	B2OUT1	0	Blue data output (port 2)	_
51	B2OUT2	0	Blue data output (port 2)	_
52	B2OUT3	0	Blue data output (port 2)	
53	B2OUT4	0	Blue data output (port 2)	_
54	V _{DD2}	_	I/O power supply	_
55	Vss	_	GND	_
56	B2OUT5	0	Blue data output (port 2)	_
57	B2OUT6	0	Blue data output (port 2)	_
58	B2OUT7	0	Blue data output (port 2)	_
59	B2OUT8	0	Blue data output (port 2)	_
60	B2OUT9	0	Blue data output (port 2)	_
61	B1OUT0	0	Blue data output (port 1)	_
62	B1OUT1	0	Blue data output (port 1)	_
63	B1OUT2	0	Blue data output (port 1)	_
64	B1OUT3	0	Blue data output (port 1)	_
65	B1OUT4	0	Blue data output (port 1)	_
66	V _{DD2}	_	I/O power supply	_
67	Vss	_	GND	_
68	B1OUT5	0	Blue data output (port 1)	_
69	B1OUT6	0	Blue data output (port 1)	
70	B1OUT7	0	Blue data output (port 1)	
71	B1OUT8	0	Blue data output (port 1)	
72	B1OUT9	0	Blue data output (port 1)	_
73	G2OUT0	0	Green data output (port 2)	_
74	G2OUT1	0	Green data output (port 2)	_

Pin No.	Symbol	I/O	Description	Input pin processing for open status
75	G2OUT2	0	Green data output (port 2)	_
76	G2OUT3	0	Green data output (port 2)	_
77	V _{DD1}	_	Internal operation power supply	_
78	Vss	_	GND	_
79	G2OUT4	0	Green data output (port 2)	_
80	G2OUT5	0	Green data output (port 2)	_
81	G2OUT6	0	Green data output (port 2)	_
82	G2OUT7	0	Green data output (port 2)	
83	G2OUT8	0	Green data output (port 2)	_
84	V _{DD2}	_	I/O power supply	
85	G2OUT9	0	Green data output (port 2)	_
86	G1OUT0	0	Green data output (port 1)	_
87	G1OUT1	0	Green data output (port 1)	_
88	G1OUT2	0	Green data output (port 1)	
89	V _{DD1}	_	Internal operation power supply	_
90	Vss	_	GND	
91	G1OUT3	0	Green data output (port 1)	_
92	G1OUT4	0	Green data output (port 1)	_
93	G1OUT5	0	Green data output (port 1)	_
94	G1OUT6	0	Green data output (port 1)	_
95	G1OUT7	0	Green data output (port 1)	_
96	G1OUT8	0	Green data output (port 1)	_
97	G1OUT9	0	Green data output (port 1)	_
98	R2OUT0	0	Red data output (port 2)	_
99	R2OUT1	0	Red data output (port 2)	_
100	V _{DD2}	_	I/O power supply	_
101	V _{DD1}	_	Internal operation power supply	_
102	Vss	_	GND	_
103	R2OUT2	0	Red data output (port 2)	_
104	R2OUT3	0	Red data output (port 2)	_
105	R2OUT4	0	Red data output (port 2)	_
106	R2OUT5	0	Red data output (port 2)	_
107	R2OUT6	0	Red data output (port 2)	_
108	R2OUT7	0	Red data output (port 2)	
109	R2OUT8	0	Red data output (port 2)	_
110	R2OUT9	0	Red data output (port 2)	_
111	R1OUT0	0	Red data output (port 1)	_

Pin No.	Symbol	I/O	Description	Input pin processing for open status
112	R1OUT1	0	Red data output (port 1)	_
113	R1OUT2	0	Red data output (port 1)	_
114	V _{DD2}	_	I/O power supply	_
115	Vss	_	GND	_
116	R1OUT3	0	Red data output (port 1)	_
117	R1OUT4	0	Red data output (port 1)	_
118	R1OUT5	0	Red data output (port 1)	_
119	R1OUT6	0	Red data output (port 1)	_
120	R10UT7	0	Red data output (port 1)	_
121	R1OUT8	0	Red data output (port 1)	_
122	R1OUT9	0	Red data output (port 1)	
123	VSTR	0	Vertical display start timing pulse output	_
124	VCKR	0	Vertical display transfer clock output	_
125	ENBR	0	Gate enable pulse output	_
126	V _{DD2}	_	I/O power supply	_
127	Vss		GND	_
128	DCK2	0	DCK2 pulse output	_
129	DCK2X	0	DCK2X pulse output	_
130	Vss	_	GND	_
131	DCK1X	0	DCK1X pulse output	_
132	DCK1	0	DCK1 pulse output	_
133	Vss	_	GND	_
134	HCK1	0	Horizontal display transfer clock output 1	_
135	HCK2	0	Horizontal display transfer clock output 2	_
136	RGT	I/O	Horizontal scan direction switching signal I/O	_
137	XRGT	0	Horizontal scan direction switching signal output (reversed polarity of RGT)	_
138	V _{DD2}	_	I/O power supply	_
139	Vss	_	GND	_
140	HST	0	Horizontal display start timing pulse output	_
141	BLK	0	BLK pulse output	_
142	ENBL	0	Gate enable pulse output	_
143	VCKL	0	Vertical display transfer clock output	_
144	V _{DD2}	_	I/O power supply	_
145	V _{DD1}	_	nternal operation power supply —	
146	VSTL	0	Vertical display start timing pulse output	_
147	DWN	I/O	Vertical scan direction switching signal I/O	_

Pin No.	Symbol	I/O	Description	Input pin processing for open status
148	CTRL	I	Scan direction control method switching (Low: internal register, High: external)	L
149	PCG	0	Collective precharge timing pulse output	_
150	Vss	_	GND	_
151	PST	0	Dot sequential precharge start timing pulse output	_
152	PO3	0	Parallel output 3	_
153	PO2	0	Parallel output 2	_
154	PO1	0	Parallel output 1	_
155	HD2	0	Horizontal auxiliary pulse output 2	_
156	V _{DD1}	_	Internal operation power supply	_
157	FRP	0	AC drive inversion timing pulse output	_
158	XFRP	0	AC drive inversion timing pulse output (reversed polarity of FRP)	_
159	SHST	0	SHST pulse output	_
160	DENB	0	DENB pulse output	_
161	PRG	0	2-step precharge timing pulse output	_
162	V _{DD1}	_	Internal operation power supply	_
163	Vss	_	GND	_
164	PO4	0	Parallel output 4	_
165	CLP	0	CLP pulse output	_
166	PO5	0	Parallel output 5	_
167	HD1	0	Horizontal auxiliary pulse output 1	_
168	TEST1	_	Test pin (Connect to GND.)	_
169	TEST2	_	Test pin (Connect to GND.)	_
170	TEST3	_	Test pin (Connect to VDD2.)	_
171	TEST4	_	Test pin (Connect to VDD2.)	_
172	TEST5	_	Test pin (Connect to VDD2.)	_
173	TEST6	_	Test pin (Connect to VDD2.)	_
174	V _{DD2}	_	I/O power supply	_
175	Vss	_	GND	_
176	R1IN7	I	Red data input (port 1)	_
177	R1IN6	I	Red data input (port 1)	_
178	R1IN5	I	Red data input (port 1)	_
179	R1IN4	I	Red data input (port 1)	_
180	R1IN3	I	Red data input (port 1)	_
181	R1IN2	I	Red data input (port 1)	
182	R1IN1	I	ed data input (port 1)	
183	R1IN0	I	Red data input (port 1)	_
184	R2IN7	I	Red data input (port 2)	_

Pin No.	Symbol	I/O	Description	Input pin processing for open status
185	R2IN6	I	Red data input (port 2)	_
186	V _{DD2}	_	I/O power supply	_
187	Vss	_	GND	_
188	R2IN5	I	Red data input (port 2)	_
189	R2IN4	I	Red data input (port 2)	_
190	R2IN3	I	Red data input (port 2)	_
191	R2IN2	I	Red data input (port 2)	_
192	R2IN1	ı	Red data input (port 2)	_
193	R2IN0	ı	Red data input (port 2)	_
194	G1IN7	ı	Green data input (port 1)	_
195	G1IN6	ı	Green data input (port 1)	_
196	G1IN5	ı	Green data input (port 1)	_
197	V _{DD1}	_	Internal operation power supply	_
198	Vss	_	GND	_
199	G1IN4	I	Green data input (port 1)	_
200	G1IN3	I	Green data input (port 1)	_
201	G1IN2	I	Green data input (port 1)	_
202	G1IN1	ı	Green data input (port 1)	_
203	G1IN0	I	Green data input (port 1)	_
204	G2IN7	ı	Green data input (port 2)	_
205	G2IN6	I	Green data input (port 2)	_
206	G2IN5	I	Green data input (port 2)	_
207	G2IN4	ı	Green data input (port 2)	_
208	G2IN3	ı	Green data input (port 2)	_
209	V _{DD1}	_	Internal operation power supply	_
210	Vss	_	GND	_
211	G2IN2	ı	Green data input (port 2)	_
212	G2IN1	ı	Green data input (port 2)	_
213	G2IN0	ı	Green data input (port 2)	_
214	B1IN7	I	Blue data input (port 1)	_
215	B1IN6	ı	Blue data input (port 1)	_
216	B1IN5	I	Blue data input (port 1)	_
217	B1IN4	I	Blue data input (port 1)	_
218	B1IN3	Į	Blue data input (port 1)	
219	B1IN2	I	Blue data input (port 1)	
220	B1IN1	I	Blue data input (port 1)	_
221	V _{DD1}	_	Internal operation power supply	_

Pin No.	Symbol	I/O	Description	Input pin processing for open status
222	Vss	_	GND	_
223	B1IN0	ı	Blue data input (port 1)	_
224	B2IN7	ı	Blue data input (port 2)	_
225	B2IN6	ı	Blue data input (port 2)	_
226	B2IN5	ı	Blue data input (port 2)	_
227	B2IN4	ı	Blue data input (port 2)	_
228	B2IN3	ı	Blue data input (port 2)	_
229	B2IN2	ı	Blue data input (port 2)	_
230	B2IN1	ı	Blue data input (port 2)	_
231	B2IN0	ı	Blue data input (port 2)	_
232	R1OSD1	ı	OSD red data input (port 1)	_
233	R1OSD0	ı	OSD red data input (port 1)	_
234	V _{DD2}	_	I/O power supply	_
235	Vss	_	GND	_
236	G1OSD1	ı	OSD green data input (port 1)	_
237	G1OSD0	ı	OSD green data input (port 1)	_
238	B1OSD1	I	OSD blue data input (port 1)	_
239	B1OSD0	I	OSD blue data input (port 1)	_
240	YM1	I	OSD YM input (port 1)	L

^{*} H: Pull-up, L: Pull-down

Electrical Characteristics

DC Characteristics

 $(Topr = -20 \text{ to } +75^{\circ}C, Vss = 0V)$

Item	Symbol	Applicable pins	Conditions	Min.	Тур.	Max.	Unit
Supply	V _{DD1}			2.3	2.5	2.7	
voltage	V _{DD2}	_	_	3.0	3.3	3.6	
Input	V _{IH1}	*1	CMOS input cell	2.0	_	V _{DD2} + 0.3	
voltage 1	VIL1	•	CiviOS iriput cell	-0.3	_	0.8	
Input	V _{IH2}	HDIN, VDIN, PCTL,	CMOS Schmitt	0.8VDD2	_	V _{DD2} + 0.3	
voltage 2	VIL2	PCLK, PDAT0 to PDAT9	trigger input cell	-0.3	_	0.2V _{DD2}	V
	VC*2		_	1.718	2.0	2.281	
Input voltage 3	VIH3	CLKP, CLKN	Small-amplitude differential input	1.868	VC + 0.4	V _{DD2}	
Tonage e	VIL3		amoronia mpat	Vss	VC - 0.4	2.131	
Output	Vон	All output pipe	_	V _{DD2} - 0.5	_	V _{DD2}	
voltage	Vol	All output pins	_	Vss	_	0.2	
Current consumption	P _D *3	_	CLKP = 200MHz	_	2600	3120	mW

^{*1} Input pins other than those indicated in items Input voltage 2 and Input voltage 3.

AC Characteristics

 $(Topr = -20 \text{ to } +75^{\circ}C, Vdd1 = 2.5 \pm 0.2V, Vdd2 = 3.3 \pm 0.3V, Vss = 0V)$


Item	Symbol	Applicable pins	Conditions	Min.	Тур.	Max.	Unit
Clock input period	_	CLKP, CLKN, CLKC	_	5		_	
Input setup time	tis	RGB input, OSD input,	_	2.5	_	_	
Input hold time	tih	HDIN, VDIN	_	1.5		_	
Output rise/fall delay time	tor/tof	*4	CL = 20pF	2	5	10	ns
Output rise/fall delay time	tor/tof	RGB output	CL = 20pF	2	4	8	113
Output rise/fall delay time	tor/tof	CLKOUT	CL = 50pF	1.5	4.5	8.5	
Cross-point time difference	Δt	HCK1, HCK2, DCK1, DCK1X, DCK2, DCK2X	CL = 20pF	- 5	_	5	
HCK1 duty	th/(th + ti)	HCK1	CL = 20pF	48	50	52	0/
HCK2 duty	tl/(th + tl)	HCK2	CL = 20pF	48	50	52	%
Phase compensation			PLLDIV = L	55	_	100	NAL 1-
PLL operating frequency	_	_	PLLDIV = H	27.5	_	55	MHz


^{*4} Output pins other than RGB output, CLKOUT, PO1 to PO5, RGT, XRGT and DWN.


^{*2} VIH3 > VC (max.) and VIL3 < VC (min.).

^{*3} Tj [°C] ≥ Toprmax [°C] + θja [°C/W] × PD [W]. (Tj = 125 [°C], Toprmax = 75 [°C], θja = 16 [°C/W], when mounted on a 4-layer substrate)

Timing Definition








Parallel I/F Block AC Characteristics (Topr = -20 to +75°C, VDD1 = 2.5 ± 0.2 V, VDD2 = 3.3 ± 0.3 V, Vss = 0V)

Item	Symbol	Min.	Тур.	Max.
PCTL setup time with respect to rise of PCLK	tcs	8T*5	_	_
PCTL hold time with respect to rise of PCLK	tch	8T	_	_
PDAT[9:0] setup time with respect to rise of PCLK	tds	4T	_	_
PDAT[9:0] hold time with respect to rise of PCLK	tdh	4T	_	_
PCLK pulse width	tw	4T	_	_


^{*5} T: Master clock (CLKP, CLKN, CLKC) period [ns]

Timing Definition



Power-on and Initialization of Internal Circuit

As for this IC, two systems of supply voltage should be turned on simultaneously. The initialization of the internal circuit should be also performed by maintaining the system clear pin at low during the specified time after setting the supply voltage in the range of recommended operating conditions and stabilizing as shown in the figure below. Keep in mind that the internal circuit may not be initialized correctly if system clear cancellation is performed before the supply voltage is set in the range of the recommended operating conditions.



Description of Operation

1. Description of Input Pins

(a) System clear pins (XCLR1, XCLR2 and XCLR3)

All internal circuits are initialized by setting XCLR1 (Pin 27) low. In addition, the internal PLL is initialized by setting XCLR2 (Pin 28) low, and RGB output is initialized (preset) by setting XCLR3 (Pin 29) low. Initialization should be performed when power is turned on. There are no particular restrictions on the initialization order.

(b) Sync signal input pins (HDIN and VDIN)

Horizontal and vertical separate sync signals are input to HDIN (Pin 31) and VDIN (Pin 32), respectively. The CXD3511Q supports only non-interlace sync signals with a dot clock of 200MHz or less.

(c) Master clock input pins (CLKP/CLKN and CLKC)

Phase comparison is performed by an external circuit and a clock synchronized to the sync signal is input. The master clock input pins have two systems consisting of CLKP/CLKN (Pins 38 and 39) for small-amplitude differential input (center level: 2.0V, amplitude: ±0.4V), and CLKC (Pin 35) for CMOS level input. In addition, be sure to make the number of dot clocks in 1H as even number.

Note that if there is an odd number of dot clocks, the internal phase compensation PLL will not operate properly.

(d) Clock selection pins (CLKSEL1 and CLKSEL2)

The master clock input pins can input either the system dot clock or the 1/2 frequency-divided clock. The internal clock path is selected according to CLKSEL1 (Pin 41) and CLKSEL2 (Pin 44).

Cumphal	Francisco.		Setting
Symbol	Function	L	Н
CLKSEL1	Input clock selection	CLKP/CLKN input	CLKC input
CLKSEL2	Clock input pin selection	Dot clock input	1/2 frequency-divided clock input

(e) PLL setting pin (PLLDIV)

PLLDIV (Pin 45) sets the divider setting of the internal phase compensation PLL circuit. Set PLLDIV low when the internal clock frequency is 55 to 100MHz, or high when 27.5 to 55MHz. In addition, note that the frequency of the clock input to the CXD3511Q must be within the phase compensation PLL operating range, even during free running.

(f) RGB signal input pins (R1IN, R2IN, G1IN, G2IN, B1IN and B2IN)

These pins input RGB signals that have been demultiplexed to 1:2. The Red signal is input to R1IN (Pins 176 to 183) and R2IN (Pins 184, 185 and 188 to 193), the Green signal to G1IN (Pins 194 to 196 and 199 to 203) and G2IN (Pins 204 to 208 and 211 to 213), and the Blue signal to B1IN (Pins 214 to 220 and 223) and B2IN (Pins 224 to 231).


(g) OSD signal input pins (R1OSD, R2OSD, G1OSD, G2OSD, B1OSD, B2OSD, YM1, YM2, YS1 and YS2)

These pins input OSD signals that have been demultiplexed to 1:2. The Red signal is input to R1OSD (Pins 232 and 233) and R2OSD (Pins 2 and 3), the Green signal to G1OSD (Pins 236 and 237) and G2OSD (Pins 4 and 5), and the Blue signal to B1OSD (Pins 238 and 239) and B2OSD (Pins 8 and 9). In addition, the YM signal is input to YM1 (Pin 240) and YM2 (Pin 10), and the YS signal to YS1 (Pin 1) and YS2 (Pin 11).


2. RGB Signal and OSD Signal Pipeline Delay

The RGB signal I/O pipeline delay is 54 dot clocks. In addition, the OSD, YM and YS signal pipeline delay is 34 dot clocks. Note that the phase relationship between each clock and the RGB signals is as shown in the figures below. This relationship is the same for the OSD, YM and YS signals.

(1) CLKPOL = L




(2) CLKPOL = H



3. Description of DSD Block Signal Processing Functions

The DSD block signal processing flow is shown below.




The various signal processing functions are described below. Note that the coefficients used for each arithmetic operation are set through the parallel I/F block. See the individual descriptions of each parallel I/F block item for a detailed description of the parallel I/F block.

(a) Data path switch block

This block can switch the path of the data input to ports 1 and 2. The setting is as follows.

Select signal: 1 = Path switched, 0 = Path not switched (Set independently for R, G and B)



(b) Pre gain block


This block performs multiplication processing independently for ports 1 and 2. The settings are as follows.

Coefficient: 8 bits

Gain setting: 0 to 1.9921875 (= 255/128) times, variable in 256 steps

(Set independently for R, G and B ports 1 and 2)

Multiplication is performed using the 8-bit input and an 8-bit coefficient, and the upper 10 bits c[15:6] of the operation results are output. Next, the c[6] value is checked and rounding is performed to 9 bits. The MSB of the rounded 9 bits is checked, clipping is performed, and the lower 8 bits are output.



(c) Pre bright block


This block performs addition and subtraction processing independently for ports 1 and 2. The settings are as follows.

Coefficient: 5 bits with code, MSB = code bit

Bright setting: -16 to +15 scales, variable with an accuracy of 1 bit

(Set independently for R, G and B ports 1 and 2)

Multiplication is performed using the 8-bit input and a 5-bit coefficient with code. The coefficient MSB is the code bit. Addition is performed when b[4] = 0, and subtraction when b[4] = 1. However, when performing subtraction, set the two's complement in the lower bits of the coefficient. When the operation results overflow or underflow, clipping is performed.



(d) User gain block


This block performs multiplication processing independently for ports 1 and 2. The settings are as follows.

Coefficient: 8 bits

Gain setting: 0 to 7.96875 (= 255/32) times, variable in 256 steps

(Settings shared by R, G and B)

Multiplication is performed using the 8-bit input and an 8-bit coefficient, and the upper 12 bits c[15:4] of the operation results are output. Next, the c[4] value is checked and rounding is performed to 11 bits. The MSB of the rounded 11 bits is checked, clipping is performed, and the lower 10 bits are output.



(e) User bright block


This block performs addition and subtraction processing as the user control bright adjustment. The settings are as follows.

Coefficient: 11 bits with code, MSB = code bit

Bright setting: -1024 to +1023 scales, variable with an accuracy of 1 bit

(Settings shared by R, G and B)

Multiplication is performed using the 10-bit input and an 11-bit coefficient with code. The coefficient MSB is the code bit. Addition is performed when b[10] = 0, and subtraction when b[10] = 1. However, when performing subtraction, set the two's complement in the lower bits of the coefficient. When the operation results overflow or underflow, clipping is performed.



(f) Sub gain block


This block performs multiplication processing as the white balance gain adjustment. The settings are as follows.

Coefficient: 8 bits

Gain setting: 0 to 3.984375 (255/64) times, variable in 256 steps

(Set independently for R, G and B)

Multiplication is performed using the 10-bit input and an 8-bit coefficient, and the upper 13 bits c[17:5] of the operation results are output. Next, the c[5] value is checked and rounding is performed to 12 bits. The upper 2 bits of the rounded 12 bits is checked, clipping is performed, and the lower 10 bits are output.



(g) Sub bright block


This block performs addition and subtraction processing as the white balance bright adjustment. The settings are as follows.

Coefficient: 11 bits with code, MSB = code bit

Bright setting: -1024 to +1023 scales, variable with an accuracy of 1 bit

(Set independently for R, G and B)

Multiplication is performed using the 10-bit input and an 11-bit coefficient with code. The coefficient MSB is the code bit. Addition is performed when b[10] = 0, and subtraction when b[10] = 1. However, when performing subtraction, set the two's complement in the lower bits of the coefficient. When the operation results overflow or underflow, clipping is performed.



(h) Black frame block

This block performs processing to fix the blanking period of the video signal to the desired level regardless of the front-end signal processing results.

If the number of pixels calculated from the effective period of the video signal to be displayed is less than the number of pixels of the LCD panel on which the signal is to be displayed, the blanking period of the video signal is displayed in the excess pixels. At this time, the displayed blanking period can be fixed to the desired level regardless of the gain and bright adjustment or other picture quality adjustment results by processing with this block. The settings are as follows.

FRM_ON: 1 = Black frame processing ON, 0 = OFF


FRM DAT: Black frame level setting

FRM_H1, FRM_H2: Set the black frame horizontal display range in 1-dot units

FRM_V1, FRM_V2: Set the black frame vertical display range in 1-line units

(All settings shared by R, G and B)


Here, the desired range of the video signal is replaced with 10-bit data (FRM_DAT) by switching the video signal (port 1 and port 2) and the coefficients using the pulse output from the pulse decoder.



(i) Mute 1 block

This block performs mute processing by replacing the video signal with data of the desired level. The settings are as follows.

MUTE1_ON: 1 = Mute processing ON, 0 = OFF (Setting shared by R, G and B) R, G, B_MUTE1: RGB mute data (Set independently for R, G and B)



(j) Pattern generator block


This block generates and outputs the set fixed pattern independently of the input signal. This function is valid when PG_ON = 1. When PG_R (G, B)_ON is "0", the signal level goes to 000h respectively for R, G and B. The raster display pattern is displayed in the effective area, and all other display patterns are displayed in the window area. Here, the effective area is set by PG_HST, PG_VST and PG_VSTP, and the window area is set by PG_HWSTP, PG_VWST and PG_VWSTP.

The display pattern signal level is set independently for R, G and B by PG_SIG1R (G, B)[9:0] and PG_SIG2R (G, B)[9:0]. Within the effective area, the pattern and non-pattern signal levels can be switched by PG_R (G, B)_SEL. At this time, the signal level outside the effective area goes to 000h. During horizontal ramp, horizontal stair, vertical ramp and vertical stair display, the PG_SIG1R (G, B)[9:0] and PG_SIG2R (G, B)[9:0] settings are invalid.


The display patterns and signal levels are as follows.

(1) Raster display

When PG_PAT[2:0] = 0h, a raster is displayed.




PG_R (G, B)_SEL	0
PG_PAT[2:0]	0h
PG_STRP_SW	х
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	0h
PG_STRP_SW	х
PG_STAIR_SW	х

(2) Window display

When PG_PAT[2:0] = 1h, a window is displayed.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	1h
PG_STRP_SW	х
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	1h
PG_STRP_SW	х
PG_STAIR_SW	х


(3) Vertical stripe display

When PG_PAT[2:0] = 2h and PG_STRP_SW = 0, vertical stripes are displayed.

The stripe period is set by PG_STEP in 2-dot units. The stripe width is set by PG_WIDTH in 1-dot units.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	2h
PG_STRP_SW	0
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	2h
PG_STRP_SW	0
PG_STAIR_SW	х


(4) Diagonal stripes

When PG_PAT[2:0] = 2h and PG_STRP_SW = 1, diagonal stripes are displayed.

The stripe period is set by PG_STEP in 2-dot units. The stripe width is set by PG_WIDTH in 1-dot units.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	2h
PG_STRP_SW	1
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	2h
PG_STRP_SW	1
PG_STAIR_SW	Х


(5) Horizontal stripes

When PG_PAT[2:0] = 3h, horizontal stripes are displayed.

The stripe period is set by PG_STEP in 2-dot units. The stripe width is set by PG_WIDTH in 1-dot units.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	3h
PG_STRP_SW	х
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	3h
PG_STRP_SW	х
PG_STAIR_SW	х


(6) Cross hatch

When PG_PAT[2:0] = 4h, a cross hatch is displayed.

The stripe period is set by PG_STEP in 2-dot units. The stripe width is set by PG_WIDTH in 1-dot units.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	4h
PG_STRP_SW	х
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	4h
PG_STRP_SW	х
PG_STAIR_SW	х


(7) Dots

When PG_PAT[2:0] = 5h, a dot pattern is displayed.

The dot period is set by PG_STEP in 2-dot units. The dot width is set by PG_WIDTH in 1-dot units.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	5h
PG_STRP_SW	х
PG_STAIR_SW	х




PG_R (G, B)_SEL	1
PG_PAT[2:0]	5h
PG_STRP_SW	х
PG_STAIR_SW	Х


(8) Horizontal ramp

When $PG_PAT[2:0] = 6h$ and $PG_STAIR_SW = 0$, a horizontal ramp is displayed.

The signal level is incremented from 000h by one bit for each dot.



PG_R (G, B)_SEL C	
PG_PAT[2:0]	6h
PG_STRP_SW	х
PG_STAIR_SW	0




PG_R (G, B)_SEL	1
PG_PAT[2:0]	6h
PG_STRP_SW	х
PG_STAIR_SW	0


(9) Horizontal stair

When PG_PAT[2:0] = 6h and PG_STAIR_SW = 1, a horizontal stair is displayed.

The signal level is incremented from 000h by 64 bits for each 64 dots.



PG_R (G, B)_SEL	0
PG_PAT[2:0]	6h
PG_STRP_SW	х
PG_STAIR_SW	1




PG_R (G, B)_SEL	1
PG_PAT[2:0]	6h
PG_STRP_SW	х
PG_STAIR_SW	1


(10) Vertical ramp

When $PG_PAT[2:0] = 7h$ and $PG_STAIR_SW = 0$, a vertical ramp is displayed.

The signal level is incremented from 000h by one bit for each line.



PG_R (G, B)_SEL C	
PG_PAT[2:0]	7h
PG_STRP_SW	х
PG_STAIR_SW	0




PG_R (G, B)_SEL	1
PG_PAT[2:0]	7h
PG_STRP_SW	х
PG_STAIR_SW	0


(11) Vertical stair

When PG_PAT[2:0] = 7h and PG_STAIR_SW = 1, a vertical stair is displayed.

The signal level is incremented from 000h by 64 bits for each 32 lines.



PG_R (G, B)_SEL	
PG_PAT[2:0]	7h
PG_STRP_SW	х
PG_STAIR_SW	1



PG_R (G, B)_SEL 1	
PG_PAT[2:0]	7h
PG_STRP_SW	х
PG_STAIR_SW	1

(k) OSD block

This block performs video signal half-tone processing and OSD-MIX processing by inputting the 2-bit OSD signal for each color and the YS and YM signals. The half-tone processing setting is as follows.

YM signal input: 1 = Half tone processing ON, 0 = OFF


Here, the video signal level is halved by shifting the input data by one bit to the LSB side when YM = 1. For example, when 0F0h is input, 078h is output.

The selector selects one of four types of data with respect to the OSD signal value as shown in the table below. The selected data becomes the OSD signal scale data. The selected scale data can be set independently in 10 bits for R, G and B, so 4 scales can be selected as desired from among 1024 scales for each of R, G and B. Therefore, the desired $64 = 2^6$ colors can be selected from among the total 1.07374 billion (= 2^3 0) colors for R, G and B.

OSD signal input	Selected scale data
0h	R, G, B_OSD_DAT1
1h	R, G, B_OSD_DAT2
2h	R, G, B_OSD_DAT3
3h	R, G, B_OSD_DAT4

The OSD-MIX processing setting is as follows.

YS signal input: 1 = OSD-MIX processing ON, 0 = OFF



(I) Gamma block

This block performs gamma correction for the user- and white balance-adjusted signal. Gamma correction uses the LUT system, and the RAM size is 10 bits \times 1024 words. The settings are as follows.


GAM_ON: 1 = Normal operation, 0 = Standby mode

GAM_SEL: 1 = Path passing through the RAM, 0 = Path not passing through the RAM

(All settings shared by R, G and B)

When operating the RAM, be sure to set GAM_ON = 1. Data cannot be written to or read from the RAM in standby mode. The RAM data is set through the parallel I/F block.

Note that the RAM output is undetermined while data is being set in this RAM, and also during power-on.



(m) Color shading correction block

This block corrects color shading by adding a correction signal to the video signal. Correction points are set at fixed intervals in the horizontal, vertical and scale directions of the video signal. The correction data for these correction points is written in the RAM, and a smooth correction curve is created by reading this data and performing interpolation operations. The settings are as follows.

CSC_ON: 1 = Color shading correction processing ON, 0 = processing OFF

CSC_H_MODE: Sets the horizontal correction interval to 32, 64 or 128 dots

CSC_V_MODE: Sets the vertical correction interval to 32, 64 or 128 lines

CSC_G_MODE: 1 = Scale correction processing ON, 0 = processing OFF

CSC_HNUM: Sets the number of horizontal correction points

CSC_VNUM: Sets the number of vertical correction points

CSC_HP: Sets the horizontal correction start position in 2-dot units

CSC_VP: Sets the vertical correction start position in 1-line units

CSC_R (G, B)_RGT: 1 = Reflects the TG block RGT setting,

0 = Reflects the inverse of the TG block RGT setting

CSC_DWN: 1 = Reflects the TG block DWN setting,

0 = Reflects the inverse of the TG block DWN setting

CSC_XH_ON: 1 = Cross hatch insertion ON, 0 = OFF

(All settings except CSC_R (G, B)_RGT shared by R, G and B)

The RAM size is 8 bits \times 520 words, so up to 520 correction points can be set. The correction data is set as 8-bit data with code. Correction data can be set in the range of -128 to +127 scale. The example shown in the figure below is for a 1024-dot \times 768-line XGA video signal divided into 9 points at 128-dot intervals in the horizontal direction and 7 points at 128-line intervals in the vertical direction. The relationship between the correction point coordinates (m, n) and the RAM address is obtained as follows.


RAM address = $(m - 1) + (n - 1) \times (Number of horizontal correction points)$

For the example in the figure below, this is as follows.


$$(9-1) + (7-1) \times 9 = 62$$

Thus, the correction data must be set in the RAM from address 0 to address 62.

Up/down and/or right/left inversion of the LCD panel is supported by controlling the method of reading the correction data set in the RAM. Up/down and/or right/left inversion are set from DWN and RGT of the TG block. CSC_DWN and CSC_R (G, B)_RGT control the linking with the TG block settings.



Interpolation operations in the horizontal and vertical directions are performed using the 16 points of correction data (\bigcirc marks in the figure below) around the pixel to be corrected. First, interpolation operations are performed in the vertical direction using two upper and lower points of correction data at a time to obtain four data (\times marks in the figure below). Next, interpolation operations are performed in the horizontal direction using these data to obtain the final correction data (\bigcirc mark in the figure below).



O: Correction data set in the RAM

 $\boldsymbol{\mathsf{X}}$: Vertical interpolation operation results

(a): Horizontal interpolation operation result

Interpolation operations in the scale direction are performed using the correction data in the five RAMs. When CSC_G_MODE = 1, interpolation operations are performed in the scale direction. There are 5 correction points in the scale direction. The data set in RAM1 to RAM5 is treated as each scale level correction data as shown in the table below, and interpolation operations are performed in the horizontal and vertical directions for each RAM. Then the four operation results (@ mark in the figure above) for that same pixel (coordinates) are selected according to the scale level of the video signal input to the color shading correction block, and interpolation operations are performed in the scale direction. Thus, when interpolation operations are performed in the scale direction data for each pixel is obtained from a total 64 points of correction data.

When CSC_G_MODE = 0, correction operations are not performed in the scale direction, and the correction data calculated using the data set in RAM1 is reflected to all scales.


The calculated correction data is added to the video signal. If these operation results overflow or underflow, clipping is performed and 3FFh or 000h is output.

RAM name	Corresponding scale
RAM1	3FFh
RAM2	300h
RAM3	200h
RAM4	100h
RAM5	000h

This block has a function for inserting the cross hatch that links the correction points into the video signal. When $CSC_XH_ON = 1$, the cross hatch is inserted. The cross hatch level is 3FFh.

When $CSC_XH_ON = 0$, the cross hatch is not inserted.

The color shading correction block RAM output is undetermined during power-on. When performing color shading correction, be sure to set data in these RAMs. When performing color shading correction in only the horizontal and vertical directions, be sure to set CSC_ON = 1 before setting data in RAM1 of each color. When performing color shading correction in the scale direction in addition to the horizontal and vertical directions, set CSC_ON = 1 and CSC_G_MODE = 1 before setting data in RAM1 to RAM5 of each color. When CSC_ON = 0 and CSC_G_MODE = 0, the RAMs are in standby mode and data cannot be set.



(n) Selectable delay line block

This block supports signal shifting in 1-dot units, performs signal port switching linked with right/left inversion and signal processing that supports dot/line inversion.

This block is comprised of five selectors: dot shift selector, right/left inversion selector, dot/line selector, up/down inversion pre-selector, and up/down inversion post-selector.


The delay line size is 1200 words.

The data paths for this block are shown in the figure below. Port switching during right/left inversion depends on the Cond1 value, and port switching during up/down inversion (when dot/line inversion support is ON) depends on the Cond2 value.

Cond1 = (RGT_SEL_ON) AND [(RGT) Ex-NOR (DLY_R (G, B)_RGT)]


 $Cond2 = (DWN) Ex-NOR (DLY_DWN)$

Note) RGT and DWN are TG block settings.




(1) 1-dot shift

When HP[0] = 0, the output data is delayed by one dot compared to when HP[0] = 1.



(2) Right/left inversion

When Cond1 = 0, signal port switching is performed for the output data.



(3) Dot/line inversion support

When DLY_ON = 1, signal processing that supports dot/line inverted drive is performed. The output data is output as shown in the figures below according to the Cond1 and Cond2 values. D and the dotted lines in the figures indicate that the signal is delayed by 1H.


- 39 -

figures in	igures indicate that the signal is delayed by 1H.						
Cond1	Cond2	clk					
1	1	port1 in	(1.0) (1.2) (1.4) (1.6) (1.8) (1.10) (1.12) (1.14) (1.16) (1.18)				
		port2 in	(1.1)(1.3)(1.5)(1.7)(1.9)(1.11)(1.13)(1.15)(1.17)(1.19)				
		port1 out	0.0 0.2 0.4 0.6 0.8 0.10 0.12 0.14 0.16	D1			
		port2 out	1.1 1.3 1.5 1.7 1.9 1.1 1.1 1.1 1.15 1.17	IN2			
Cond1	Cond2	clk					
0	1	port1 in	(1.0) (1.2) (1.4) (1.6) (1.8) (1.10) (1.12) (1.14) (1.16) (1.18)				
		port2 in	(1.1)(1.3)(1.5)(1.7)(1.9)(1.11)(1.13)(1.15)(1.17)(1.19)				
		port1 out	0.1 0.3 0.5 0.7 0.9 0.1 0.13 0.15 0.17	D2			
		port2 out	1.0 1.2 1.4 1.6 1.8 1.10 1.12 1.14 1.16	IN1			
Cond1	Cond2	clk					
1	0	port1 in	(1.0) (1.2) (1.4) (1.6) (1.8) (1.10) (1.12) (1.14) (1.16) (1.18)				
		port2 in	1.1 1.3 1.5 1.7 1.9 1.11 1.13 1.15 1.17 1.19				
		port1 out	1.0 1.2 1.4 1.6 1.8 1.10 1.12 1.14 1.16	IN1			
		port2 out	0.1 0.3 0.5 0.7 0.9 0.11 0.13 0.15 0.17	D2			
Cond1	Cond2	clk					
0	0	port1 in	(1.0)(1.2)(1.4)(1.6)(1.8)(1.10)(1.12)(1.14)(1.16)(1.18)				
		port2 in	(1.1) (1.3) (1.5) (1.7) (1.9) (1.11) (1.13) (1.15) (1.17) (1.19)				
		port1 out	(1.1)(1.3)(1.5)(1.7)(1.9)(1.11)(1.13)(1.15)(1.17)	IN2			
			₩				

(o) Mute 2 block

This block performs mute processing by replacing the video signal with data of the desired level. The settings are as follows.

MUTE2_ON: 1 = Mute processing ON, 0 = OFF (Setting shared by R, G and B) R, G, B_MUTE2: RGB mute data (Set independently for R, G and B)



(p) Limiter block

This block performs limiter processing so that the output signal does not exceed a certain range. The settings are as follows.

L_LIM_DAT: Low side limiter level


When input data ≤ L_LIM_DAT, the output is clipped to L_LIM_DAT.

H_LIM_DAT: High side limiter level

When $H_LIM_DAT \le input$ data, the output is clipped to H_LIM_DAT .

(Both settings shared by R, G and B)

Set data so that the relationship L_LIM_DAT < H_LIM_DAT is constantly maintained. When both coefficient values are 000h, limiter processing is not performed.



(q) Post gain block


This block performs multiplication processing independently for ports 1 and 2. The settings are as follows.

Coefficient: 8 bits

Gain setting: 0 to 1.9921875 (= 255/128) times, variable in 256 steps

(Set independently for R, G and B ports 1 and 2)

Multiplication is performed using the 10-bit input and an 8-bit coefficient, and the upper 12 bits c[17:6] of the operation results are output. Next, the c[6] value is checked and rounding is performed to 11 bits. The MSB of the rounded 11 bits is checked, clipping is performed, and the lower 10 bits are output.



(r) Post bright block


This block performs addition and subtraction processing independently for ports 1 and 2. The settings are as follows.

Coefficient: 7 bits with code, MSB = code bit

Bright setting: -64 to +63 scales, variable with an accuracy of 1 bit

(Set independently for R, G and B ports 1 and 2)

Multiplication is performed using the 10-bit input and a 7-bit coefficient with code. The coefficient MSB is the code bit. Addition is performed when b[6] = 0, and subtraction when b[6] = 1. However, when performing subtraction, set the two's complement in the lower bits of the coefficient. When the operation results overflow or underflow, clipping is performed.



(s) Cycle offset block

This block performs addition and subtraction processing independently for ports 1 and 2. Arithmetic coefficients are selected sequentially using the counter output value as the select signal. Therefore, a cyclic offset relative to the video signal can be attached. The settings are as follows.

```
OFFSET_ON: 1 = Offset processing ON, 0 = OFF (Setting shared by R, G and B)

OFFSET_MODE: 0h = 6-dot period, 1h = 12-dot period, 2h = 24-dot period (Setting shared by R, G and B)


R, G, B_OFFSET1 to R, G, B_OFFSET24: 5-bit offset data with code

-16 to +15 scales, variable with an accuracy of 1 bit (Set independently for R, G and B)
```

The coefficients selected according to the counter operating period are as shown in the table below. In all cases, the coefficients are assigned in ascending order from the smallest number. The coefficient MSB is the code bit. Addition is performed when MSB = 0, and subtraction when MSB = 1. However, when performing subtraction, set the two's complement in the lower bits of the coefficient. When the operation results overflow or underflow, clipping is performed.

Dowlad	Coefficient number output from selector					
Period	Port 1 side	Port 2 side				
6 dots	1, 3, 5	2, 4, 6				
12 dots	1, 3, 5, 7, 9, 11	2, 4, 6, 8, 10, 12				
24 dots	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23	1, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24				


The counter reset timing is delayed by 12 dot clocks from the front edge of the HDIN input.



4. Timing Generator (TG) Block

This block generates the timing pulses required to drive Sony LCD panels. Of the output pulses, the required pulses differ according to the LCD panel type, so be sure to also check the specifications of the panel used. The output timing pulses are all set by the parallel I/F. For a detailed description, see the description of the parallel I/F TG block.

The TG block diagram is shown below.




Timing Generator Block Diagram

5. Parallel I/F Block

Register data settings in this IC are performed by parallel data. As shown in the Timing Chart below, the parallel I/F comprises a total 12-bit wide bus consisting of control signal PCTL (Pin 12), clock signal PCLK (Pin 13) and 10-bit wide data signal PDAT[9:0] (Pins 14 to 17, 20 to 24 and 26).

The data signal is input in the order of main address, sub address and data. When setting data in this IC, divide the data into 22 blocks as shown in the table on the next page. Next, the sub address specifies the initial address of the data to be written in the block designated by the main address. The data is set sequentially from the data at the address designated by the sub address. The address of each data set thereafter is automatically incremented by +1 from the address designated by the sub address, so further address setting is unnecessary. This makes it possible to set only the necessary data from the desired address of the desired block.

(1) Timing chart



(2) Main address table

Main address	Set block
000h	TG block
001h	DSD1 block
002h	DSD2 block
003h	Gamma block (Red) RAM
004h	Gamma block (Green) RAM
005h	Gamma block (Blue) RAM
006h	Color shading correction block (Red) RAM1
007h	Color shading correction block (Red) RAM2
008h	Color shading correction block (Red) RAM3
009h	Color shading correction block (Red) RAM4
00Ah	Color shading correction block (Red) RAM5
00Bh	Color shading correction block (Green) RAM1
00Ch	Color shading correction block (Green) RAM2
00Dh	Color shading correction block (Green) RAM3
00Eh	Color shading correction block (Green) RAM4
00Fh	Color shading correction block (Green) RAM5
010h	Color shading correction block (Blue) RAM1
011h	Color shading correction block (Blue) RAM2
012h	Color shading correction block (Blue) RAM3
013h	Color shading correction block (Blue) RAM4
014h	Color shading correction block (Blue) RAM5
015h	Pattern generator block

5-1.TG Block (Main Address: 000h)

The TG block data format is as follows.

-	Initial value	000h	1FFh	3FFh	000h	3FFh	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	4000	000h	000h	000h
	PDAT0	PO1	BLKON	PSTM	SLXBLK	PLLP[11]		10]																	
	PDAT1	PO2	BLKPOL	HSTM	FRVC1LNK			HP[11:10]																	
	PDAT2	PO3	VCKPOL	VCKFIX	RGVLNK			I														5:0]	[0:2]	[5:0]	[7:0]
	PDAT3	PO4	VSTPOL	VSTFIX	I			I														SHP[5:0]	HSTPC[7:0]	HSTPF[5:0]	PSTPC[7:0]
a	PDAT4	PO5	HCKPOL	HCKFIX	I	10:2]	0:1]	I	[0]	[0]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]	10:1]				
Data	PDAT5	DWN	HSTPOL	HSTFIX	I	VFRRN[10:2]	PLLP[10:1]	I	HP[9:0]	VP[9:0]	CLPU[10:1]	CLPD[10:1]	PRGU[10:1]	PRGD[10:1]	HD1U[10:1]	HD1D[10:1]	FRPP[10:1]	SHSTU[10:1]	SHSTD[10:1]	DENU[10:1]	DEND[10:1]				
	PDAT6	RGT	DCKPOL	DCKFIX	I			I														I		ı	
	PDAT7	H	VPOL	DCKFINV	I			ı														I		ı	
	PDAT8	CLKPOL	HPOL	[1:0]	ı			ı														ı	I	ı	I
	PDAT9	POLDET	I	FRPM[1:0]	I			I														I	I	I	I
-	Sub address	000h	001h	002h	003h	004h	005h	006h	007h	008h	4600	00Ah	00Bh	00Ch	00Dh	00Eh	00Fh	010h	011h	012h	013h	014h	015h	016h	017h

1	Initial value	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h
	PDAT0																					XFRPOE	BLKOE
	PDAT1																					FRPOE	PCGOE
	PDAT2	PSTPF[5:0]	HCKC[5:0]	DCK1F[5:0]	DCK1W[5:0]	DCK2F[5:0]	N[5:0]															DENOE	V2OE
	PDAT3	PSTP	нск	DCK1	DCK1)	DCK2	DCK2W[5:0]															SHSTOE	V10E
ta	PDAT4							[10:1]	[10:1]	1[10:1]	[10:1]	1[10:1]	[10:1]	[10:1]	[10:1]	[11:2]	[11:2]	[10:1]	[10:1]	10:1]	10:1]	PRGOE	DCKXOE
Data	PDAT5							PCGU[10:1]	PDGD[10:1]	ENB1U[10:1]	ENB1D[10:1]	ENB2U[10:1]	ENB2D[10:1]	VCK1P[10:1]	VCK2P[10:1]	VST1P[11:2]	VST2P[11:2]	HD2U[10:1]	HD2D[10:1]	BLKU[10:1]	BLKD[10:1]	CLPOE	DCKOE
	PDAT6	1	Ι	1	I	I	I															HD20E	HCK20E
	PDAT7	1	_	_	I	I	Ι															HD10E	HCK10E
	PDAT8	_	_	_	I	I	-															CLKOUT	PSTOE
	PDAT9	-	I	_	I	I	I															I	HSTOE
-	Sub address	018h	019h	01Ah	01Bh	01Ch	01Dh	01Eh	01Fh	020h	021h	022h	023h	024h	025h	026h	027h	028h	029h	02Ah	02Bh	02Ch	02Dh

-: Don't care

SONY CXD3511Q

The detailed setting contents are described below.


(a) Clock settings

(1) CLKPOL (sub address: 000h)

This sets the internal clock polarity.

Setting value: 1 = Inverted, 0 = Not inverted

The clock flow from the clock input pins to the PLL block is shown below.



(2) CLKOUT (sub address: 02Ch)

This sets the Pin 47 clock output limit.

Setting value: 1 = Inverted clock is output, 0 = Low is output


(b) SYNC polarity settings

(1) POLDET (sub address: 000h)

This sets the sync polarity auto discrimination function ON/OFF.

Setting value: 1 = Auto discrimination function ON, 0 = Auto discrimination function OFF

When POLDET = 1, the HPOL and VPOL settings below are invalid. When using this function, the HDIN sync portion must be 1/2 or less of 1H, and the VDIN sync portion must come before the rise position of the VSTL/R pulse.



(2) HPOL and VPOL (sub address: 001h)

These set the sync signal polarity when POLDET = 0.

Setting value: 1 = Positive polarity, 0 = Negative polarity

The internal operation of this IC is with the input sync signal fixed to positive polarity. Therefore, these HPOL and VPOL must be set in accordance with the polarity of the sync signal input from HDIN and VDIN. Set HPOL and VPOL to "1" when the input sync signal is positive polarity, or to "0" when negative polarity.

SONY

CXD3511Q

(c) Dots per 1H and lines per 1F settings

(1) HR (sub address: 000h)

This sets the PLL counter reset ON/OFF.

Setting value: 1 = Reset enabled, 0 = Reset disabled

When HR = 0, the internal frequency divider is used, and the HD1 pulse output should be used as the return pulse. The number of dot clocks per 1H is set by PLLP[11:1] below.

(2) PLLP[11:1] (sub addresses: 004h and 005h)

This sets the internal PLL counter reset period in 11 bits. Setting is possible in 2-dot units. When the number of dot clocks per 1H is N, set the (N - 2)/2 value.

When HR = 0, free-running occurs at the above N. When HR = 1, if the next HDIN is not input before the internal PLL counter counts up to 2047, free-running mode is established and free-running occurs at N. When HDIN is input, free-running is canceled and normal operation is established.

(3) VFRRN[10:2] (sub address: 004h)

This sets the number of lines in 9 bits during vertical free running. Setting is possible in 4-line units. To have operation run freely at M lines, set the "(M - 4)/4" value. If the next VDIN is not input before the internal vertical line counter counts up to 2047, free-running mode is established. When VDIN is input, free-running is canceled and normal operation is established.

(d) Scan direction settings

RGT and DWN (sub address: 000h)

These settings switch the scan directions of the LCD panel.

Setting value: 1 = Forward scan, 0 = Reverse scan

When CTRL (Pin 148) is low, RGT (Pin 136) and DWN (Pin 147) function as output pins, and the data set in the respective registers is reflected. When CTRL is high, this setting is ignored, RGT and DWN function as input pins, and are reflected to internal operation.

(e) Register parallel output settings

PO1, PO2, PO3, PO4 and PO5 (sub address: 000h)

These set the register setting parallel output.

Setting value: 1 = High is output, 0 = Low is output

The set data is reflected to the output pins PO1 (Pin 154), PO2 (Pin 153), PO3 (Pin 152), PO4 (Pin 164) and PO5 (Pin 166) of the same name.

(f) Horizontal display position and horizontal direction pulse settings

(1) HP[11:0] (sub addresses: 006h and 007h)


HP[11:1] sets the horizontal pulse position for the LCD panel in 11 bits. The position can be set in 2-dot units using the internal pulse INT_HD generated from the front edge of HDIN as the reference. The HP setting range is from "0 to (N - 2)".

If the HP value is set to the number of frequency divisions N or higher, the HP setting is ignored and "(N-2)" is used as the setting value.

The HST, PST, HCK1, HCK2, DCK1, DCK1X, DCK2, DCK2X, ENBL, ENBR, VSTL, VSTR, VCKL, VCKR, FRP, XFRP, PCG, PRG, BLK and HD2 horizontal timing pulses are linked according to the HP setting.

The internal reference pulse INT_HD rises at the 5th clock from the front edge of the HDIN input, and all the pulses are synchronized using this as the reference. Increasing HP shifts the output positions of the linked pulses toward the rear of the time series. The example below shows the shortest output position from HDIN when HP is set to 000h. (Note that the output position changes according to the settings in (2) below.)

HP[0] can shift the video in 1-dot units. See 3. Description of DSD Block Signal Processing Functions, (n) Selectable delay line block, (1) 1-dot shift for a detailed description.




(2) CLPU[10:1], CLPD[10:1], PRGU[10:1], PRGD[10:1], HD1U[10:1], HD1D[10:1], SHSTU[10:1], SHSTU[10:1], DENU[10:1], DEND[10:1], PCGU[10:1], PCGD[10:1], ENB1U[10:1], ENB1U[10:1], ENB2U[10:1], HD2U[10:1], HD2D[10:1] (sub addresses: 009h to 013h, 01Eh to 023h and 028h to 029h)

These set the horizontal timing pulse output positions in 10 bits. The respective rise and fall positions can be set in 2-dot units. Settings ending in "U" set the rise position, and settings ending in "D" set the fall position. Horizontal pulses are divided into the following two types.

- (A) CLP and HD1 \rightarrow Pulses synchronized to the PLL counter Set the "(rise position/fall position 10)/2" value.
- (B) PRG, SHST, DEN, PCG, ENBL, ENBR and HD2 → Pulses synchronized to the HP counter Set the "(rise position/fall position HP setting value 16)/2" value.

An outline of each type is shown below. When **U and **D are set to the same value, "1" is output.




(3) HD10E, HD20E, CLP0E, PRG0E, SHST0E, DEN0E and PCG0E (sub addresses: 02Ch and 02Dh)

These set the HD1, HD2, CLP, PRG, SHST, DEN and PCG pulse output limits, respectively. Setting value: 1 = Pulse is output, 0 = Output is fixed to "0"

(g) Vertical display position setting

VP[9:0] (sub address: 008h)

This sets the vertical display start position in 10 bits. The position can be set in 1-line units using the front edge of VDIN as the reference. The VSTL/VSTR, VCKL/VCKR, FRP and XFRP pulse phases change by linking with this setting.



Tvp minimum and maximum setting values

	Min.	Max.
VP[9:0]	000h	3FFh
Tvp	6H	1029H

(h) HST and PST pulse settings

(1) HSTM (sub address: 002h)

This sets the pulse width for horizontal display start timing pulse HST.

Setting value: 1 = Twice the HCK period width, 0 = HCK period width


Set the width according to the LCD panel specifications.

(2) PSTM (sub address: 002h)

This sets the pulse width for dot sequential precharge start timing pulse PST.

Setting value: 1 = Twice the HCK period width, 0 = HCK period width

Set the width according to the LCD panel specifications.



(3) HSTFIX and HSTPOL (sub addresses: 001h and 002h)

These set the HST and PST pulse output polarities. The polarity changes as follows according to the combination of linked/not linked with control signal RGT. This setting is shared by HST and PST.

HSTFIX	HSTPOL	RGT	Output polarity
0	0	0	Positive
0	0	1	Negative
0	1	0	Negative
0	1	1	Positive
1	0	0	Negative
1	0	1	Negative
1	1	0	Positive
1	1	1	Positive

(4) HSTPC[7:0], HSTPF[5:0], PSTPC[7:0] and PSTPF[5:0] (sub addresses: 015h to 018h)


These set the HST and PST pulse phases. Reset is applied when the internal HP counter reaches "0", and the HST and PST pulse phases within 1H can be set at the HCK1 and HCK2 period, respectively, by HSTPC and PSTPC.

HSTPF and PSTPF can set the HST and PST pulse phase relative to HCK1 and HCK2 in 1-dot units.

Do not set HSTPC and PSTPC to 00h, as the pulses may not be output correctly in this case.

The HSTPF and PSTPF values can be set up to "(HCKC \times 2 – 2)". If higher values are set, the pulses are not output. Set the "(phase difference from HCK pulse)" value.

The figures below show the timings for HSTPC: 04h and HSTPF: 04h, respectively. These timings are the same for the PST pulse.



(5) HSTOE and PSTOE (sub address: 02Dh)

These set the HST and PST pulse output limits, respectively.


Setting value: 1 = Pulse is output, 0 = Output is fixed to "0"

(i) HCK1 and HCK2 pulse settings

(1) HCKC[5:0] (sub address: 019h)

This sets the HCK1 and HCK2 period (LCD panel sampling period). Settings which result in an odd number for Tckw in the figure below are prohibited, so be sure to set a value that results in an even number. Set the "(Tckw – 1)" value according to the LCD panel specifications. When this setting is changed, the HST and PST pulse phases also change, so first set HCKC to the correct value and then make the HST and PST settings. Example setting values are shown in the table below.


LCD panel	Tckw	HCKC setting		
SVGA, WXGA	6 clk	05h		
XGA, SXGA	12 clk	0Bh		
UXGA	24 clk	17h		



(2) HCKFIX and HCKPOL (sub addresses: 001h and 002h)

These set the HCK pulse output polarity. The polarity relative to the HST pulse changes as follows according to the combination of linked/not linked with control signal RGT.

HCKFIX	HCKPOL	RGT	Output polarity			
L	L	L	Positive			
L	L	Н	Negative			
L	Н	L	Negative			
L	Н	Н	Positive			
Н	L	L	Negative			
Н	L	Н	Negative			
Н	Н	L	Positive			
Н	Н	Н	Positive			



(3) HCK10E and HCK20E (sub address: 02Dh)

These set the HCK1 and HCK2 pulse output limits, respectively.

Setting value: 1 = Pulse is output, 0 = Output is fixed to "0"


(j) DCK1, DCK1X, DCK2 and DCK2X pulse settings

(1) DCK1F[5:0], DCK1W[5:0], DCK2F[5:0] and DCK2W[5:0] (sub addresses: 01Ah to 01Dh)

These set the DCK1, DCK1X, DCK2 and DCK2X pulse phases and widths. DCK1F sets the DCK1 and DCK1X pulse phases relative to HCK1 and HCK2 in 1-dot units, and DCK2F sets the DCK2 and DCK2X pulse phases relative to HCK1 and HCK2 in 1-dot units. Set the "Tdck1 (2) f" value.

The DCKFINV, DCKFIX and RGT settings differ according to whether the phase is synchronized with the rising edge of HCK1 or HCK2.

The DCK1 and DCK1X pulse width and the DCK2 and DCK2X pulse width can be set in 2-dot units by DCK1W and DCK2W, respectively. Set the "(Tdck1 (2) W - 2)/2" value.




(2) DCKPOL (sub address: 001h)


This setting switches the DCK1 and DCK1X, DCK2 and DCK2X output polarities. Switching this setting, inverts the polarities each pair of DCK1 and DCK1X, DCK2 and DCK2X at once.

(3) DCKFINV and DCKFIX (sub address: 002h)

This setting switches the DCK1, DCK1X, DCK2 and DCK2X output phases relative to HCK1 and HCK2. The phase changes as follows according to the combination of linked/not linked with right/left inversion control signal RGT.

DCKFIX	DCKFINV	RGT	Output phase
0	0	0	А
0	0	1	В
0	1	0	В
0	1	1	Α
1	0	0	В
1	0	1	В
1	1	0	Α
1	1	1	А





(4) DCKOE (sub address: 02Dh)

This sets the output limit of DCK1 and DCK2 pulses.

Setting value: 1 = DCK1 and DCK2 pulses are output, 0 = Output is fixed to "0"

(5) DCKXOE (sub address: 02Dh)

This sets the output limit of DCK1X and DCK2X pulses.


Setting value: 1 = DCK1X and DCK2X pulses are output, 0 = Output is fixed to "0"

(k) LCD panel sample-and-hold position setting

SHP[5:0] (sub address: 014h)

This sets the horizontal transfer start pulse and clock pulse phases relative to the video signal to the LCD panel. The phase can be set in 64 positions with 6 bits. Incrementing SHP by +1 shifts the HST, PST, HCK1, HCK2, DCK1, DCK1X, DCK2 and DCK2X pulses forward by 1 dot (half the internal clock period). The LCD panel sample-and-hold position can be set by shifting the above pulse phases forward or backward relative to the video signal. At this time, the phases between the HST, PST, HCK1, HCK2, DCK1, DCK1X, DCK2 and DCK2X pulses does not change. The figure below shows an example of HCK1 during 12-dot simultaneous sampling.

This setting eliminates the need to set the sample-and-hold position with a Sony sample-and-hold driver IC (CXA3512R, CXA3562R), and makes it possible to adjust the phases of the video signal to the LCD panel and the horizontal transfer clock without changing the position of the video signal on the screen.




SONY

(I) VST and VCK pulse settings

(1) VST1P[11:2] and VST2P[11:2] (sub addresses: 026h to 027h)

These set the VSTL and VSTR pulse rise and fall positions within 1H in 10 bits. The position can be set in 4-dot units using the internal HP counter "0" position as the reference. Set the "(Tvstp – 4)/4" value. See the FRVC1LNK, RGVLNK and RGT settings hereafter to determine which of the VST1P or VST2P settings is reflected to VSTL or VSTR.



(2) VCK1P[10:1] and VCK2P[10:1] (sub addresses: 024h to 025h)

These set the VCKL, VCKR, FRP and XFRP inversion positions within 1H in 10 bits. The inversion positions can be set in 2-dot units using the internal HP counter "0" position as the reference. Set the "(Tvckp - 2)/2" value.

See the FRVC1LNK, RGVLNK and RGT settings hereafter to determine which of the VCK1P, VCK2P or FRPP settings is reflected to VCKL or VCKR.

(3) VSTFIX and VCKFIX (sub address: 002h), VSTPOL and VCKPOL (sub address: 001h)

These set the VST and VCK pulse output polarities. The VSTL and VSTR pulse polarities and the VCKL and VCKR pulse polarities relative to the VSTL and VSTR pulses change as follows according to the combination of linked/not linked with control signal DWN.

***FIX	***POL	DWN	Output polarity
0	0	0	Positive
0	0	1	Negative
0	1	0	Negative
0	1	1	Positive
1	0	0	Negative
1	0	1	Negative
1	1	0	Positive
1	1	1	Positive

***: VST or VCK

(4) V1OE (sub address: 02Dh)

This sets the output limit of VSTL, VCKL and ENBL pulses.

Setting value: 1 = VSTL, VCKL and ENBL pulses are output, 0 = Output is fixed to "0"

(5) V2OE (sub address: 02Dh)


This sets the output limit of VSTR, VCKR and ENBR pulses.

Setting value: 1 = VSTR, VCKR and ENBR pulses are output, 0 = Output is fixed to "0"

(m) FRP and XFRP pulse settings

(1) FRPM[1:0] (sub address: 002h)

This sets the period for switching the LCD AC conversion signal FRP pulse. 1F/1H, 2F/1H, 1F and 2F inversion can be set as shown in the figure below. Normally use FRP1, 0: 11.



(2) FRPP[10:1] (sub address: 00Fh)

This sets the FRP and XFRP inversion positions within 1H in 10 bits. The inversion positions can be set in 2-dot units using the internal HP counter "0" position as the reference. Set the "(FRP inversion position – HP counter "0" position – 2)/2" value.

XFRP is output as the polarity inverted FRP pulse.

(3) FRPOE and XFRPOE (sub address: 02Ch)

These set the FRP and XFRP pulse output limits, respectively.

Setting value: 1 = Pulse is output, 0 = Output is fixed to "0"

(n) VCK and FRP transition point shared setting and V block pulse right/left inversion link setting

FRVC1LNK and RGVLNK (sub address: 003h)

These set the VCKL and VCKR transition points


Setting value: 1 = FRP and VCK transition points are shared,

0 = FRP and VCK transition points are independent

When FRVC1LNK = 1, the VCK inversion timing is forcibly synchronized with the FRP inversion timing. At this time, which of VCKL or VCKR is linked with the FRP transition point is as follows.

When FRVC1LNK = 0, the VCKL and VCKR transition points are determined by VCK1P[10:1] or VCK2P[10:1] according to the RGT setting. When RGVLNK = 1, the V block pulses, VSTL, VCKL and ENBL are switched with VSTR, VCKR and ENBR, respectively, linked with right/left inversion control signal RGT. When RGVLNK = 0, the V block pulses are fixed regardless of the RGT setting. See the following page for a detailed description.

FRVC1LNK	RGVLNK	RGT	Output waveform
0	0	0	Α
0	0	1	A
0	1	0	В
0	1	1	A
1	0	0	С
1	0	1	С
1	1	0	D
1	1	1	С



(o) V scanner pulse scan direction link setting


RGVLNK (sub address: 003h)


This sets whether to link the V block pulses, VSTL, VSTR, VCKL, VCKR, ENBL and ENBR with the right/left inversion control signal RGT.

Setting value: 1 = Linked with RGT, 0 = Independent of RGT

When RGVLNK = 1, rise and fall positions of VSTL and VSTR, ENBL and ENBR pulses and inversion position of VCKL and VCKR pulses are changed respectively by linking with RGT. When RGVLNK = 0, VSTL, VCKL and ENBL are set by VST1P, VCK1P, ENB1U and ENB1D, respectively, and VSTR, VCKR and ENBR are set by VST2P, VCK2P, ENB2U and ENB2D, respectively, independent of the RGT setting.

RGVLNK	RGT	Output waveform
0	0	Α
0	1	Α
1	0	В
1	1	А





(p) BLK pulse settings

(1) BLKON (sub address: 001h)

This sets the black frame write pulse BLK ON/OFF.

Setting value: 1 = Pulse is output, 0 = DC is output


When BLKON = 1, BLK is output as a single pulse in 1V.

(2) BLKPOL (sub address: 001h)

This sets the black frame write pulse BLK polarity.

Setting value: 1 = Positive polarity, 0 = Negative polarity

Set BLKPOL = 1 for a Sony SVGA panel, and BLKPOL = 0 for an XGA panel.




(3) SLXBLK (sub address: 003h)

This sets the precharge waveform top/bottom black frame display mode.

Setting value: 1 = XGA type, 0 = Other than XGA type

Set SLXBLK = 1 only when using top/bottom black frame display mode on a Sony XGA type LCD panel. Set SLXBLK = 0 in all other cases.



(4) BLKU[10:1] and BLKD[10:1] (sub addresses: 02Ah to 02Bh)

These set the BLK pulse rise and fall positions within 1H in 10 bits. The positions can be set in 2-dot units using the internal HP counter "0" position as the reference. Set the "(BLK rise/fall position – HP counter "0" position – 2)/2" value.

(5) BLKOE (sub address: 02Dh)

This is the BLK pulse output limit setting.

Setting value: 1 = Pulse is output, 0 = Output is fixed to "0"

5-2. DSD1 Block (Main Address: 001h)

	1 202 1	2 PDAT1 PDAT0 Initial value	4000	T[4:0] 000h	000h	T[4:0] 000h	4000	T[4:0] 000h	000h	TT[4:0] 000h	000p	(T[4:0] 000h	000p	(T[4:0] 000h	4000	000h	4000	000h	000h	000p	000h	000p	000h	4000	4000		4000
		PDAT3 PDAT2	AIN[7:0]	R1_PRE_BRT[4:0]	AIN[7:0]	R2_PRE_BRT[4:0]	AIN[7:0]	G1_PRE_BRT[4:0]	AIN[7:0]	G2_PRE_BRT[4:0]	GAIN[7:0]	B1_PRE_BRT[4:0]	AIN[7:0]	B2_PRE_BRT[4:0]	(in[7:0]		4IN[7:0]		AIN[7:0]		4IN[7:0]						
	Data	PDAT4	R1_PRE_GAIN[7:0]		R2_PRE_GAIN[7:0]		G1_PRE_GAIN[7:0]		G2_PRE_GAIN[7:0]		B1_PRE_G		B2_PRE_GAIN[7:0]		USER_GAIN[7:0]	USER_BRT[9:0]	R_SUB_GAIN[7:0]	SUB_BRT[9:0]	G_SUB_GAIN[7:0]	G_SUB_BRT[9:0]	B_SUB_GAIN[7:0]	B_SUB_BRT[9:0]	R_MUTE1[9:0]	G_MUTE1[9:0]	B_MUTE1[9:0]	R OSD DAT1[9:0]	[2:2]
		PDAT5		I		ı		ı		I		I		GAM_ON		USER		R_SUE		G_SUF		B_SUE	R_MI	G_MI	B_ML	R OSE	ļ
		PDAT6		I		I		I		I		I		GAM_SEL													
JWS.		PDAT7		ı				1		ı		ı		MUTE1_ON													
The DSD1 block data format is as follows.		PDAT8	R_DAT_SW	I	I	I	G_DAT_SW	I	I	I	B_DAT_SW	I	I	I	USER_BRT[10]		R_SUB_BRT[10]		G_SUB_BRT[10]		B_SUB_BRT[10]						
olock data for		PDAT9	ı	I	ı	I	I	ı	I	I	I	I	I	I	ı		I		I		I						
The DSD1 b	-	Sub address	4000	001h	002h	003h	004h	005h	1900	007h	008h	4600	4V00	00Bh	00Ch	00Dh	00Eh	00Fh	010h	011h	012h	013h	014h	015h	016h	017h	_

PDAT0 Initial value	4000	000h	000h	000h	4000	4000	4000	4000	4000 000h	4000 4000	4000 4000 4000	4000 4000 4000 000h	0000 0000 0000 0000	4000 4000 4000 4000 4000 4000	000h 000h 000h 000h 000h 000h	4000 4000 4000 4000 4000 4000 4000	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000 4000 4000 4000 4000 4000 400	4000 4000	4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000 4000
PDAT1																										
PDAI3 PDAI2																		BRT[6:0]	BRT[6:0]	BRT[6:0]	BRT[6:0] BRT[6:0]		BRT[6:0] BRT[6:0] BRT[6:0]		BRT[6:0] BRT[6:0] BRT[6:0]	
																9:0] 9:0] 9:0] 0] 0] 0] :0] :0] R1_POST_GAIN[7:0]	ST_GAIN[7:0] R1_POST_BRT[6:0]	9:0] 9:0] 0] 0] 0] 0] (0] (0] R1_POST_GAIN[7:0] R2_POST_GAIN[7:0]	ST_GAIN[7:0] ST_GAIN[7:0] ST_GAIN[7:0] ST_BRT[6:0]	9:0] 9:0] 0] 0] 0] (0] (1) (2) (3) (4) (5) (5) (6) (7) (8) (8) (8) (8) (8) (8) (8) (8) (8) (8	ST_GAIN[7:0] R1_POST_BRT[6:0] ST_GAIN[7:0] R2_POST_BRT[6:0] ST_GAIN[7:0] ST_GAIN[7:0]	9:0] 9:0] 9:0] 0] 0] 0] (0) (1) (1) (2) (3) (4) (5) (5) (6) (6) (6) (7) (8) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	ST_GAIN[7:0] R1_POST_BRT[6:0] ST_GAIN[7:0] R2_POST_BRT[6:0] ST_GAIN[7:0] G1_POST_BRT[6:0] ST_GAIN[7:0] G2_POST_BRT[6:0]	9:0] 9:0] 9:0] 0] 0] 0] (0] (1) (2) (3) (4) (5) (5) (6) (7) (8) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	ST_GAIN[7:0] R1_POST_BRT[6:0] ST_GAIN[7:0] R2_POST_BRT[6:0] ST_GAIN[7:0] G1_POST_BRT[6:0] ST_GAIN[7:0] G2_POST_BRT[6:0] ST_GAIN[7:0] G2_POST_BRT[6:0] ST_GAIN[7:0] B1_POST_BRT[6:0]	9:0] 9:0] 9:0] 0] 0] 0] (0] (1) (2) (2) (3) (4) (5) (5) (6) (7) (7) (8) (8) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9
: i	R_OSD_DAT3[9:0]	R_OSD_DAT4[9:0]	G_OSD_DAT1[9:0]	G_OSD_DAT2[9:0]	G_OSD_DAT3[9:0]	G_OSD_DAT4[9:0]	B_OSD_DAT1[9:0]	B_OSD_DAT2[9:0]	B_OSD_DAT2[9:0] B_OSD_DAT3[9:0]	B_OSD_DAT2[9:0] B_OSD_DAT3[9:0] B_OSD_DAT4[9:0]	_OSD_DAT2[9:0] _OSD_DAT3[9:0] _OSD_DAT4[9:0] R_MUTE2[9:0]	_OSD_DAT2[9:0] _OSD_DAT3[9:0] _OSD_DAT4[9:0] R_MUTE2[9:0] G_MUTE2[9:0]	_OSD_DAT2[9:0] _OSD_DAT3[9:0] _OSD_DAT4[9:0] R_MUTE2[9:0] G_MUTE2[9:0]	L_OSD_DAT2[9:0] L_OSD_DAT3[9:0] L_OSD_DAT4[9:0] R_MUTE2[9:0] G_MUTE2[9:0] B_MUTE2[9:0] L_LIM_DAT[9:0]	L_OSD_DAT2[9:0] L_OSD_DAT3[9:0] L_OSD_DAT4[9:0] R_MUTE2[9:0] G_MUTE2[9:0] R_MUTE2[9:0] L_LIM_DAT[9:0] H_LIM_DAT[9:0]	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0]	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _DAT[9:0]	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R1_PO\$ R2_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R1_PO\$ _R2_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R1_PO\$ _R2_PO\$ _G1_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R1_PO\$ R2_PO\$ G1_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] TE2[9:0] R1_PO\$ R2_PO\$ G1_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R2_PO\$ _G1_PO\$ _G2_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:0] _R1_PO\$	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] _TE2[9:0] _TE2[9:0] _DAT[9:0] _DAT[9:0] _R2_P06 _R2_P06 _G1_P06 _G1_P06 _G1_P06 _G1_P06	_DAT2[9:0] _DAT3[9:0] _DAT4[9:0] TE2[9:0] TE2[9:0] TE2[9:0] TE2[9:0] _DAT[9:0] _DAT[9:
מעל	R_OSD_	R_OSD_	G_OSD_	G_OSD_	_OSD_	GSO_5	B_OSD_	B_OSD_	B_OSD_	B_OSD_ B_OSD_	B_OSD_ B_OSD_ B_OSD_ R_MU	B_OSD_ B_OSD_ R_MU	B_OSD_ B_OSD_ B_OSD_ R_MU G_MU	B_OSD_ B_OSD_ B_OSD_ C_MU G_MU	B_OSD_ B_OSD_ B_OSD_ R_MU G_MU B_MU H_LIM_	B_OSD_ B_OSD_ R_MU G_MU B_MU	B_OSD_ B_OSD_ B_OSD_ C_MU' B_MU' H_LIM_	B_OSD_ B_OSD_ B_OSD_ R_MU G_MU B_MU	B_OSD_ B_OSD_ R_MU' G_MU' H_LIM_	B_OSD_ B_OSD_ B_OSD_ C_MU' B_MU' H_LIM_	B_OSD_ B_OSD_ B_OSD_ C_MU B_MU	B_OSD_ B_OSD_ R_MU' G_MU' H_LIM_	B_OSD_ B_OSD_ B_OSD_ G_MU' B_MU' H_LIM_	B_OSD_ B_OSD_ B_OSD_ C_MU' B_MU'	B_OSD_ B_OSD_ R_MU' C_LIM_ H_LIM_	B_OSD_ B_OSD_ B_OSD_ G_MU' B_MU'
))																										
-	-															MUTE2_ON	MUTE2_ON	MUTE2_ON	MUTE2_ON	MUTEZ_ON	MUTE2_ON	MUTE2_ON	MUTE2_ON	MUTE2_ON	MUTE2_ON	MUTE2_ON
	019h	01Ah	01Bh	01Ch	01Dh	01Eh	01Fh	020h	020h 021h	020h 021h 022h	020h 021h 022h 023h	020h 021h 022h 023h 024h	020h 021h 022h 023h 024h	020h 021h 022h 023h 024h 025h	020h 021h 022h 023h 024h 025h 025h	020h 021h 022h 023h 024h 025h 025h	020h 021h 022h 023h 024h 025h 026h 026h	020h 021h 022h 023h 025h 025h 026h 028h 028h	020h 021h 022h 023h 025h 025h 026h 027h 028h 028h	020h 021h 022h 023h 024h 025h 026h 027h 028h 028h 028h 028h	020h 021h 022h 023h 025h 026h 027h 028h 028h 029h 029h 029h 029h	020h 021h 022h 023h 024h 025h 027h 028h 028h 028h 029h 02Bh 02Ch 02Ch 02Ch 02Ch	020h 021h 022h 023h 024h 025h 026h 028h 028h 028h 028h 028h 029h 028h 028h	020h 021h 022h 023h 024h 025h 026h 028h 028h 028h 028h 028h 028h 028h 028	020h 021h 022h 023h 024h 025h 026h 027h 028h 028h 028h 028h 028h 028h 028h 038h 038h 038h	020h 021h 022h 023h 024h 025h 026h 028h 028h 028h 028h 028h 028h 028h 038h 038h 038h 038h 038h 038h

The detailed setting contents are described below.

(a) R_DAT_SW, G_DAT_SW and B_DAT_SW (sub addresses: 000h, 004h and 008h)

These select the data path switch block data path.

Setting value: 1 = Data path is switched, 0 = Data path is not switched

(b) R1_PRE_GAIN[7:0], R2_PRE_GAIN[7:0], G1_PRE_GAIN[7:0], G2_PRE_GAIN[7:0], B1_PRE_GAIN[7:0] and B2_PRE_GAIN[7:0] (sub addresses: 000h, 002h, 004h, 006h, 008h and 00Ah)

These set the pre gain block arithmetic coefficients in 8 bits.

(c) R1_PRE_BRT[4:0], R2_PRE_BRT[4:0], G1_PRE_BRT[4:0], G2_PRE_BRT[4:0], B1_PRE_BRT[4:0] and B2_PRE_BRT[4:0] (sub addresses: 001h, 003h, 005h, 007h, 009h and 00Bh)

These set the pre bright block arithmetic coefficients in 5 bits with code.

(d) USER_GAIN[7:0] (sub address: 00Ch)

This sets the user gain block arithmetic coefficients in 8 bits.

(e) USER_BRT[10:0] (sub addresses: 00Ch and 00Dh)

This sets the user bright block arithmetic coefficients in 11 bits with code.

(f) R_SUB_GAIN[7:0], G_SUB_GAIN[7:0] and B_SUB_GAIN[7:0] (sub addresses: 00Eh, 010h and 012h)

These set the R, G and B sub gain block arithmetic coefficients in 8 bits.

(g) R_SUB_BRT[10:0], G_SUB_BRT[10:0] and B_SUB_BRT[10:0] (sub addresses: 00Eh to 013h)

These set the R, G and B sub bright block arithmetic coefficients in 11 bits with code.

(h) MUTE1_ON (sub address: 00Bh)

This selects mute 1 block processing ON/OFF.

Setting value: 1 = Mute processing ON, 0 = OFF

(i) R_MUTE1[9:0], G_MUTE1[9:0] and B_MUTE1[9:0] (sub addresses: 014h to 016h)

These set the mute 1 block data in 10 bits.

(j) R_OSD_DAT1 to 4[9:0], G_OSD_DAT1 to 4[9:0] and B_OSD_DAT1 to 4[9:0] (sub addresses: 014h to 022h)

These set the OSD block decode data in 10 bits.

(k) GAM_SEL (sub address: 00Bh)

This selects the gamma block data path.

Setting value: 1 = Path passing through the RAM, 0 = Path not passing through the RAM

(I) GAM_ON (sub address: 00Bh)

This sets the gamma block RAM operating mode.

Setting value: 1 = Normal operation, 0 = Standby mode

Note that in standby mode, data cannot be written to or read from the RAM. Also, previously set data is held even when the RAM is set to standby mode.

(m) L_LIM_DAT[9:0] and H_LIM_DAT[9:0] (sub addresses: 026h and 027h)

This sets the limiter block limit value data in 10 bits.

Be sure to maintain the relationship L_LIM_DAT < H_LIM_DAT. Note that when both coefficients are set to 000h, limiter processing is not performed.

(n) MUTE2_ON (sub address: 028h)

This selects mute 2 block processing ON/OFF.

Setting value: 1 = Mute processing ON, 0 = OFF

(o) R_MUTE2[9:0], G_MUTE2[9:0] and B_MUTE2[9:0] (sub addresses: 023h to 025h)

These set the mute 2 block data in 10 bits.

(p) R1_POST_GAIN[7:0], R2_POST_GAIN[7:0], G1_POST_GAIN[7:0], G2_POST_GAIN[7:0], B1_POST_GAIN[7:0] and B2_POST_GAIN[7:0] (sub addresses: 028h, 02Ah, 02Ch, 02Eh, 030h and 032h)

These set the post gain block arithmetic coefficients in 8 bits.

(q) R1_POST_BRT[6:0], R2_POST_BRT[6:0], G1_POST_BRT[6:0], G2_POST_BRT[6:0], B1_POST_BRT[6:0] and B2_POST_BRT[6:0] (sub addresses: 029h, 02Bh, 02Dh, 02Fh, 031h and 033h)

These set the post bright block arithmetic coefficients in 7 bits with code.

5-3. DSD2 Block (Main Address: 002h)

The DSD2 block data format is as follows.

Initial value 000h CSC_R_RGT DLY_R_RGT PDAT0 FRM_H2[11:10] CSC_G_RGT DLY_G_RGT PDAT1 R_OFFSET13[4:0] R_OFFSET11[4:0] R_OFFSET15[4:0] R_OFFSET17[4:0] R_OFFSET19[4:0] R_OFFSET21[4:0] R_OFFSET23[4:0] R_OFFSET3[4:0] R_OFFSET7[4:0] R_OFFSET9[4:0] R_OFFSET1[4:0] R_OFFSET5[4:0] CSC_B_RGT DLY_B_RGT PDAT2 FRM_H1[11:10] CSC_DWN DLY_DWN PDAT3 FRM_V1[10] | FRM_V2[10] DLY_ON PDAT4 CCS_H_MODE[1:0] CSC_HNUM[9:0] CSC_VNUM[9:0] FRM_DAT[9:0] CSC_HP[10:1] FRM_H2[9:0] FRM_V1[9:0] FRM_V2[9:0] CSC_VP[9:0] SELON PDAT5 RGT FRM_ON PDAT6 OFFSET_MODE[1:0] CSC_V_MODE[1:0] R_OFFSET10[4:0] R_OFFSET12[4:0] R_OFFSET14[4:0] R_OFFSET16[4:0] R_OFFSET18[4:0] R_OFFSET20[4:0] R_OFFSET22[4:0] R_OFFSET24[4:0] R_OFFSET8[4:0] R_OFFSET4[4:0] R_OFFSET6[4:0] R_OFFSET2[4:0] CSC_XH_ON PDAT7 CSC_G_MODE OFFSET_ON PDAT8 CSC_ON PDAT9 Sub address 001h 002h 009h 00Ah 00Ch 00Fh 011h 012h 014h 017h 000h 003h 004h 005h 007h 008h 00Bh 00Eh 010h 015h 016h 006h

-
α
מאנים
_
u
•
_
-
_
_
_
_
ш
- 1
- 1
- 1
•

PDAT8 PDAT7		"	PDAT6	PDAT5	PDAT4	PDAT3	PDAT2	PDAT1	PDATO	Initial value
		PDAI /		PDAIS	FDA14	PDAI3	PDAI2		PDAIC	1000
		G_OFFSET4[4:0] G_OFFSET4[4:0]					G_OFFSET3[4:0]			000h
		G_OFFSET6[4:0]					G_OFFSET5[4:0]			000h
)	G_OFFSET8[4:0]					G_OFFSET7[4:0]			000h
	Ð	G_OFFSET10[4:0]]				G_OFFSET9[4:0]			4000
'	Ð	G_OFFSET12[4:0]])	G_OFFSET11[4:0]]		000h
	Ö	G_OFFSET14[4:0]])	G_OFFSET13[4:0]]		4000
	Ð	G_OFFSET16[4:0]])	G_OFFSET15[4:0]]		000h
	Ð	G_OFFSET18[4:0]])	G_OFFSET17[4:0]]		000h
	g	G_OFFSET20[4:0]])	G_OFFSET19[4:0]]		000h
	g	G_OFFSET22[4:0]]				G_OFFSET21[4:0]]		4000
	g	G_OFFSET24[4:0]])	G_OFFSET23[4:0]]		000h
	E	B_OFFSET2[4:0]					B_OFFSET1[4:0]			000h
	В	B_OFFSET4[4:0]					B_OFFSET3[4:0]			000h
1	.	B_OFFSET6[4:0]					B_OFFSET5[4:0]			000h
ı	3	B_OFFSET8[4:0]					B_OFFSET7[4:0]			4000
1	а	B_OFFSET10[4:0]					B_OFFSET9[4:0]			000h
1	В	B_OFFSET12[4:0]]			1	B_OFFSET11[4:0]]		000h
	a	B_OFFSET14[4:0]					B_OFFSET13[4:0]]		000h
	В	B_OFFSET16[4:0]]			-	B_OFFSET15[4:0]]		000h
	а	B_OFFSET18[4:0]				_	B_OFFSET17[4:0]			000h
	а	B_OFFSET20[4:0]]			_	B_OFFSET19[4:0]]		000h
	a	B_OFFSET22[4:0]]			_	B_OFFSET21[4:0]]		000h
	α	R OFFSET24[4:0]				_	DEFORT 28[4.0]			4000

The detailed setting contents are described below.

(a) FRM_DAT[9:0] (sub address: 000h)

This sets the black frame level for the black frame block in 10 bits.

(b) FRM_ON (sub address: 005h)

This sets black frame display ON/OFF for the black frame block.


Setting value: 1 = ON, 0 = OFF

(c) FRM_H1[11:0] and FRM_H2[11:0] (sub addresses: 001h, 002h and 005h)

These set the horizontal black frame display range for the black frame block in 12 bits. The range can be set in 1-dot units using the front edge of the HDIN input as the reference. Set the "display range" value.

(d) FRM_V1[10:0] and FRM_V2[10:0] (sub addresses: 003h to 005h)

These set the vertical black frame display range for the black frame block in 11 bits. The range can be set in 1-line units using the front edge of the VDIN input as the reference. Set the "display range – 3" value.



(e) CSC_ON (sub address: 006h)

This sets color shading correction processing ON/OFF for the color shading correction block.

Setting value: 1 = ON, 0 = OFF

(f) CSC_H_MODE[1:0] (sub address: 006h)

This sets the horizontal correction point interval for the color shading correction of the color shading correction block.

Setting value: 0h = 32-dot interval, 1h = 64-dot interval, 2h = 128-dot interval

SONY

CXD3511Q

(g) CSC_V_MODE[1:0] (sub address: 006h)

This sets the vertical correction point interval for the color shading correction of the color shading correction block.

Setting value: 0h = 32-line interval, 1h = 64-line interval, 2h = 128-line interval

(h) CSC_G_MODE (sub address: 006h)

This sets the scale correction ON/OFF for the color shading correction of the color shading correction block. Setting value: 1 = Scale correction ON, 0 = OFF

(i) CSC_R_RGT, CSC_G_RGT and CSC_B_RGT (sub address: 006h)

These set the right/left inversion for the color shading correction block.

Setting value: 1 = Reflects the TG block RGT setting, 0 = Reflects the inverse of TG block RGT setting

(j) CSC_DWN (sub address: 006h)

This sets the up/down inversion for the color shading correction block.

Setting value: 1 = Reflects the TG block DWN setting, 0 = Reflects the inverse of TG block DWN setting

(k) CSC_HP[10:1] (sub address: 007h)

This sets the horizontal correction start position for the color shading correction block in 10 bits. The position can be set in 2-dot units using the front edge of the HDIN input as the reference. Set the "(correction start position -4)/2" value.

(I) CSC_VP[9:0] (sub address: 008h)

This sets the vertical correction start position for the color shading correction block in 10 bits. The position can be set in 1-line units using the front edge of the VDIN input as the reference. Set the "correction start position – 3" value.

(m) CSC_HNUM[9:0] and CSC_VNUM[9:0] (sub addresses: 009h and 00Ah)


These set the number of horizontal and vertical correction points for the color shading correction block in 10 bits. Set the "(number of correction points - 1)" value. The size of the RAM for setting the correction data is 520 words, so set the number of correction points as follows.

Number of horizontal correction points × Number of vertical correction points ≤ 520

(n) CSC_XH_ON (sub address: 005h)

This sets the cross hatch display ON/OFF for the color shading correction block.

Setting value: 1 = Displayed, 0 = Not displayed



(o) RGT_SEL_ON, DLY_ON, DLY_DWN, DLY_R_RGT, DLY_G_RGT and DLY_B_RGT (sub address: 00Bh)

These are the selectable delay line block settings.

RGT_SEL_ON: This sets ON/OFF for port switching linked with left/right inversion.

Setting value: 1 = ON, 0 = OFF

DLY_ON: This sets the dot/line inverted drive support ON/OFF.

Setting value: 1 = ON, 0 = OFF

DLY_DWN: This sets the up/down inversion for the selectable delay line block.

Setting value: 1 = Reflects the TG block DWN setting,

0 = Reflects the inverse of the TG block DWN setting

DLY_R_RGT, DLY_G_RGT and DLY_B_RGT: These set the right/left inversion for the selectable delay line block.

Setting value: 1 = Reflects the TG block RGT setting,

0 = Reflects the inverse of the TG block RGT setting

The initial value is 0h for all settings.

(p) OFFSET ON (sub address: 00Bh)

This sets the offset processing ON/OFF for the cycle offset block.

Setting value: 1 = ON, 0 = OFF

(q) OFFSET_MODE[1:0] (sub address: 00Bh)

This sets the offset cycle for the cycle offset block.

Setting value: 0h = 6-dot cycle, 1h = 12-dot cycle, 2h = 24-dot cycle

(r) R_OFFSET1 to 24, G_OFFSET1 to 24 and B_OFFSET1 to 24 (sub addresses: 00Ch to 02Fh)

These set the offset data for the cycle offset block in 5 bits with code.

5-4. Gamma Block RAM (Main Address: 003h to 005h)

In the gamma block, the gamma correction data is set in a 10-bit × 1024-word RAM. Here, the set sub address directly becomes the RAM write address. Thereafter, the RAM write address is automatically incremented by +1. Following the main address, designate the RAM write start address in the sub address with 10 bits, then set the gamma correction data in PDAT[9:0] with 10 bits. Note that GAM_ON of the DSD1 block should be set to "1" before setting data in the RAM.

5-5. Color Shading Correction Block RAM (Main Address: 006h to 014h)

In the color shading correction block, the color shading correction data is set in an 8-bit \times 520-word RAM. Here, the set sub address directly becomes the RAM write address. Thereafter, the RAM write address is automatically incremented by +1. Following the main address, designate the RAM write start address in the sub address with 10 bits, then set the color shading correction data in PDAT[7:0] with 8 bits. Note that CSC_ON and CSC_G_MODE of the DSD2 block should be set to "1" before setting data in the RAM.

5-6. Pattern Generator Block (Main Address: 015h)

The pattern generator block data format is as follows.

1 1 2 2 2	Initial value	000h	4000	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h	000h
	PDAT0		PG_VWSTP[11]																
	PDAT1	PG_PAT[2:0]	PG_VSTP[10] PG_VWST[11] PG_VWSTP[11]																
	PDAT2		PG_VSTP[10]																
	PDAT3	PG_B_SEL	PG_VST[10]																
Data	PDAT4	PG_G_SEL	PG_HWSTP[11]	PG_HST[10:1]	PG_HSTP[10:1]	PG_HWST[10:1]	PG_HWSTP[10:1]	PG_VST[9:0]	PG_VSTP[9:0]	PG_VWST[9:0]	PG_VWSTP[9:0]	PG_STEP[9:1]	PG_WIDTH[9:0]	PG_SIG1R[9:0]	PG_SIG2R[9:0]	PG_SIG1G[9:0]	PG_SIG2G[9:0]	PG_SIG1B[9:0]	PG_SIG2B[9:0]
Da	PDAT5	PG_R_SEL	PG_HWST[11]	PG_HS	PG_HS	PG_HW	PG_HWS	PG_V§	PG_VS	PG_VW	PG_VW		PG_WIE	PG_SIG	PG_SIG	PG_SIG	PG_SIG	PG_SIG	PG_SIG
	PDAT6	PG_B_ON	PG_HSTP[11]																
	PDAT7	PG_G_ON	PG_HST[11]																
	PDAT8	PG_R_ON	PG_STAIR_SW																
	PDAT9	PG_ON	PG_STRP_SW																
:	sub address	000h	001h	002h	003h	004h	005h	1900	007h	008h	009h	00Ah	00Bh	00Ch	00Dh	00Eh	00Fh	010h	011h

-: Don't care

The detailed setting contents are described below.

(a) PG_ON (sub address: 000h)

This sets the test signal output ON/OFF.

Setting value: 1 = Test pattern output mode enabled, 0 = Normal signal output

(b) PG_R (G, B)_ON (sub address: 000h)

These set the test signal level setting ON/OFF.

Setting value: 1 = Various settings enabled, 0 = Output fixed to "0"

(c) PG_R (G, B)_SEL (sub address: 000h)

These switch the pattern and non-pattern signal levels within the effective area.

Setting value: 1 = Pattern signal level is PG_SIG1R (G, B), 0 = Pattern signal level is PG_SIG2R (G, B)

(d) PG_PAT[2:0] (sub address: 000h)

This switches the display pattern within the window area.

Setting value: See the table below.

0	Raster
1	Window
2	Vertical stripe/diagonal stripe
3	Horizontal stripe
4	Cross hatch
5	Dot
6	Horizontal ramp/horizontal stair
7	Vertical ramp/vertical stair

(e) PG_STRP_SW (sub address: 001h) (Valid only when PG_PAT[2:0] = 2h)

This switches between vertical stripe and diagonal stripe.

Setting value: 1 = Diagonal stripe, 0 = Vertical stripe

(f) PG_STAIR_SW (sub address: 001h) (Valid only when PG_PAT[2:0] = 6h or 7h)

This switches between ramp and stair.

Setting value: 1 = Stair, 0 = Ramp

(g) PG_HST[11:1] (sub addresses: 001h and 002h) PG_HSTP[11:1] (sub addresses: 001h and 003h)

These set the horizontal effective area in 11 bits. The area can be set in 2-dot units using the front edge of the HDIN input as the reference. Set the "(set point -50)/2" value.

SONY

CXD3511Q

(h) PG_HWST[11:1] (sub addresses: 001h and 004h) PG_HWSTP[11:1] (sub addresses: 001h and 005h)


These set the horizontal window area in 11 bits. The area can be set in 2-dot units using the front edge of the HDIN input as the reference. Set the "(set point -52)/2" value.

(i) PG_VST[10:0] (sub addresses: 001h and 006h) PG_VSTP[10:0] (sub addresses: 001h and 007h)

These set the vertical effective area in 11 bits. The area can be set in 1-line units using the front edge of the VDIN input as the reference. Set the "set point – 3" value.

(j) PG_VWST[10:0] (sub addresses: 001h and 008h)PG_VWSTP[10:0] (sub addresses: 001h and 009h)

These set the vertical window area in 11 bits. The area can be set in 1-line units using the front edge of the VDIN input as the reference. Set the "set point – 4" value.



(k) PG_STEP[9:1] (sub address: 00Ah) (Valid for PG_PAT[2:0] = 2h, 3h, 4h, and 5h)

This sets the vertical stripe, diagonal stripe, horizontal stripe, cross hatch and dot period in 9 bits. The period can be set in 2-dot units. Set the "(period -2)/2" value.

(I) PG_WIDTH[9:0] (sub address: 00Bh) (Valid for PG_PAT[2:0] = 2h, 3h, 4h, and 5h)

This sets the vertical stripe, diagonal stripe, horizontal stripe, cross hatch and dot line width in 10 bits. The width can be set in 1-dot units. Set the "width" value.

(m) PG_SIG1R (G, B)[9:0] and PG_SIG2R (G, B)[9:0] (sub addresses: 00Ch to 011h)


These set the output signal level inside and outside the pattern area within the effective area in 10 bits. The level can be set with an accuracy of 1 bit.

Notes on Handling

• The power supply and GND patterns have a large effect on undesired radiation on the substrate and interference to analog circuits, etc. General precautions are as follows.

- Make the GND pattern as wide as possible. Using a multi-layer substrate and a solid ground is recommended.
- Connect each power supply pin to GND via a ceramic chip capacitor of 0.1µF or more located as close to each pin as possible.
- Do not use this IC under conditions other than the recommended operating conditions.
- Absolute maximum rating values should not be exceeded even momentarily. Exceeding ratings may damage the device, leading to eventual breakdown.
- This IC has a MOS structure which is easily damaged by static electricity, so thorough measures should be taken to prevent electrostatic discharge.
- Since this IC utilizes a MOS structure, it may latch up due to excessive noise or power surge greater than the
 maximum rating of the I/O pins, interface with two power supplies of another circuit, or the order in which
 power is supplied to circuits. Make a thorough study of measures against the possibility of latch up before
 use.
- When the initialization of this IC is performed at power-on, system clear cancellation is performed after the supply voltage is set in the range of the recommended operating conditions and stabilized. Keep in mind that the internal circuit may not be initialized correctly if system clear cancellation is performed before the supply voltage is set in the range of the recommended operating conditions.
- When designing the substrate, take sufficient care for the surrounding temperature and heat radiation, and make sure the IC junction temperature does not exceed the maximum value.
- Be sure to make the number of dot clocks input to the CXD3511Q in 1H an even number. Note that if there is an odd number of dot clocks, the internal phase compensation PLL will not operate properly.
- Be sure to make a thorough evaluation of any items not listed in this data sheet.

Application Circuit





Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Package Outline

Unit: mm

240PIN QFP (PLASTIC)







SONY CODE	QFP-240P-L022
EIAJ CODE	QFP240-P-3232
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	7.6g

LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
LEAD TREATMENT	Sn-Bi