

## EGA/VGA/WVGA/SVGA 24-bit Transmitter


### Description

The CXB1457R is a transmitter chip for data transmission based on GVIF (Gigabit Video Interface) technology.

This IC supports 24-bit color data transmission with EGA/VGA/WVGA/SVGA resolution.

### Features

- 1 chip transmitter for serial transmission of 24-bit color EGA/VGA/WVGA/SVGA picture
- On-chip PLL synthesizer
- On-chip differential cable driver
- On-chip FIFO circuit
- CMOS logic interface
- +3.3V single power supply
- Low power consumption
- Lead-free 48-pin plastic LQFP package (7mm × 7mm)



### Absolute Maximum Ratings

• Supply voltage	V <sub>DD</sub> , V <sub>CC</sub> A	-0.3 to +4.0	V
• Storage temperature	T <sub>STG</sub>	-65 to +150	°C
• Allowable power dissipation	P <sub>D</sub>	333	mW

### Application

GVIF (Gigabit Video Interface)

### Structure

Bi-CMOS IC

### Recommended Operating Conditions

• Supply voltage	V <sub>DD</sub> , V <sub>CC</sub> A	3.135 to 3.465	V
• Operating temperature	T <sub>OPR</sub>	-40 to +85	°C

### Block Diagram & Pin Configuration




Fig. 1. Block Diagram & Pin Configuration

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Pin Description****Table 1. Power Supply/GND**

Symbol	Pin No.	Description
V <sub>DD</sub>	12, 24, 36, 48	Logic positive power supply. Connects to 3.3V ± 5%.
GND	1, 13, 25, 37	Logic GND. Connects to 0V.
V <sub>ccA</sub>	34	Analog positive power supply. Connects to 3.3V ± 5%.
GNDA	35	Analog GND. Connects to 0V.
GNDT	32	Transmission GND. Connects to 0V.

**Table 2. Digital Signals**

Symbol	Pin No.	Type	Description	Equivalent circuit
SFTCLK	41	CMOS in 1	Shift clock input for the data fetch at rising or falling edge	
RED (7 to 0)	16, 17, 18, 19, 20, 21, 22, 23	CMOS in 1	Pixel data inputs 1 pixel/shift-clock input	
GRN (7 to 0)	6, 7, 8, 9, 10, 11, 14, 15	CMOS in 1		
BLU (7 to 0)	44, 45, 46, 47, 2, 3, 4, 5	CMOS in 1		
Hsync	42	CMOS in 1	Hsync data input	
Vsync	43	CMOS in 1	Vsync data input	
CNTL	39	CMOS in 1	Control data input (reserved pin) When not used, connect to GND.	
DE	40	CMOS in 1	Display enable data input	
CE	26	CMOS in 2	Chip enable input	
CKPOL	29	CMOS in 2	SFTCLK fetching edge polarity control input	

Symbol	Pin No.	Type	Description	Equivalent circuit
SDATAP/N	30, 31	Tx	Serial data output and Refclk request input Data rate of SDATAP/N output 8MHz-clock input to SFTCLK: 240Mbps 16MHz-clock input to SFTCLK: 480Mbps 25MHz-clock input to SFTCLK: 750Mbps 33MHz-clock input to SFTCLK: 990Mbps 40MHz-clock input to SFTCLK: 1200Mbps	<p>The equivalent circuit diagram for the SDATAP/N pin shows a 5-stage SR flip-flop. The stages are connected in series, with each stage having a clock input (labeled 'd') and a clock enable input (labeled 'CE/CKPOL'). The first stage's clock enable input is connected to V<sub>DD</sub>, and its output is connected to the second stage's clock input. The fifth stage's output is connected to GND. The CE/CKPOL inputs of all stages are connected to a common signal. A resistor is placed between the fourth stage's output and the fifth stage's clock enable input.</p>
REFREQ	38	CMOS out	Refclk request detection flag	<p>The equivalent circuit diagram for the REFREQ pin shows a CMOS inverter with a feedback loop. The inverter has two inputs: one connected to V<sub>DD</sub> and another to GND. The output of the inverter is connected back to its non-inverting input through a resistor, creating a positive feedback loop. The output of the inverter is labeled 'CMOS out'.</p>

**Table 3. Others**

Symbol	Pin No.	Description	Equivalent circuit
REXT	33	SDATAP/N output current trimming. Connects to the external resistor.	
LPFA/B	27, 28	External loop filter	

**Electrical characteristics****Table 4. Absolute Maximum Ratings**

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	Vcc	-0.3	—	+4.0	V	
CMOS DC input voltage	Vi_C	-0.5	—	+4.0	V	
CMOS High level output current	IoH_C	-10	—	0	mA	
CMOS Low level output current	IoL_C	0	—	+10	mA	
Serial data output pin voltage	Vsdout	Vcc - 1.2	—	Vcc + 0.5	V	
Storage temperature	Tstg	-65	—	+150	°C	

**Table 5. Recommended Operating Conditions**


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	Vcc	3.135	3.3	3.465	V	
Ambient temperature	Ta	-40	—	+85	°C	

**Table 6. DC Characteristics (Under the recommended conditions. See Table 5.)**


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks	
SFTCLK/Pixel/Sync/Cntl/DE High level input voltage	ViH_C1	VDD - 1.0	—	VDD	V		
SFTCLK/Pixel/Sync/Cntl/DE Low level input voltage	ViL_C1	0	—	0.8	V		
SFTCLK/Pixel/Sync/Cntl/DE High level input current	IiH_C1	—	—	1.0	µA	VIN = VDD	
SFTCLK/Pixel/Sync/Cntl/DE Low level input current	IiL_C1	-1.0	—	—	µA	VIN = 0	
CE and CKPOL High level input voltage	ViH_C2	VDD - 0.5	—	VDD	V		
CE and CKPOL Low level input voltage	ViL_C2	0	—	0.5	V		
CE and CKPOL High level input current	IiH_C2	—	—	1.0	µA	VIN = VDD	
CE and CKPOL Low level input current	IiL_C2	-1.0	—	—	µA	VIN = 0	
CMOS High level output voltage	VoH_C	2.4	—	—	V	IoH = -2mA	
CMOS Low level output voltage	VoL_C	—	—	0.4	V	IoL = 2mA	
SDATA High level output current	IoH_SD	-0.1	—	+0.5	mA	REXT = 4.7kΩ	
SDATA Low level output current	IoL_SD	14.0	—	18.0	mA		
SDATA High level input voltage	ViH_SD	Vcc - 0.50	—	—	V		
SDATA Low level input voltage	ViL_SD	—	—	Vcc - 0.74	V		
Supply current	Worst case	Icc	—	70	mA	CL = 10pF, f = 40MHz	
			—	60	mA	CL = 10pF, f = 8MHz	
	16 gray scale		—	60	mA	CL = 10pF, f = 40MHz	
			—	55	mA	CL = 10pF, f = 8MHz	

**Table 7. AC Characteristics (Under the recommended conditions. See Table 5.)**

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
SFTCLK frequency	Fsftclk	7.6	—	16	MHz	For EGA panel
		23.75	25.0	26.25	MHz	For VGA panel
		31.35	33.0	34.65	MHz	For WVGA panel
		38.0	40.0	42	MHz	For SVGA panel
SFTCLK duty factor	Dsftclk	40	—	60	%	$V_{th} = V_{DD}/2$
Pixel/Sync/Cntl/DE setup time1 to SFTCLK	Tsetup1	2.0	—	—	ns	$V_{th} = 1.4V$ $T_{ir} \leq 5.0\text{ns}$ , $T_{if} \leq 5.0\text{ns}$
Pixel/Sync/Cntl/DE hold time1 to SFTCLK	Thold1	6.0	—	—	ns	$V_{th} = 1.4V$ $T_{ir} \leq 5.0\text{ns}$ , $T_{if} \leq 5.0\text{ns}$
Pixel/Sync/Cntl/DE setup time2 to SFTCLK	Tsetup2	4.0	—	—	ns	$V_{th} = 1.4V$ $5.0\text{ns} < T_{ir} \leq 8.5\text{ns}$ $5.0\text{ns} < T_{if} \leq 8.5\text{ns}$ $F_{sftclk} \leq 34.65\text{MHz}$
Pixel/Sync/Cntl/DE hold time2 to SFTCLK	Thold2	8.0	—	—	ns	$V_{th} = 1.4V$ $5.0\text{ns} < T_{ir} \leq 8.5\text{ns}$ $5.0\text{ns} < T_{if} \leq 8.5\text{ns}$ $F_{sftclk} \leq 34.65\text{MHz}$
CMOS input rise time1	Tir1	—	—	5.0	ns	20 to 80%
CMOS input fall time1	Tif1	—	—	5.0	ns	20 to 80%
CMOS input rise time2	Tir2	—	—	8.5	ns	20 to 80% $F_{sftclk} \leq 34.65\text{MHz}$
CMOS input fall time2	Tif2	—	—	8.5	ns	20 to 80% $F_{sftclk} \leq 34.65\text{MHz}$
SDATA rise time	Trsd	—	270	—	ps	20 to 80%, $C_L = 2\text{pF}$
SDATA fall time	Tfsd	—	270	—	ps	20 to 80%, $C_L = 2\text{pF}$
CLOCK mode assert time	TAclk	—	36	—	ns	
CLOCK mode deassert time	TDclk	—	180	—	ns	
PLL lock-in time	Tlockin	—	350	—	μs	





**Fig. 2. SDATA Waveform Measurement**

## Timing Chart



\*1 The edge of VSYNC and HSYNC must be apart by 2 shift-clock cycles or more. When they cannot be apart by 2 shift-clock cycles, overlap these edges. It is prohibited for correct transmission that these edges are apart by 1 shift-clock cycle.


**Fig. 3. CMOS Input Timing**

**Fig. 4. Serial Data Output Timing****Fig. 5. Refclk Request Timing****Fig. 6. Worst Case Test Pattern****Fig. 7. 16 Gray Scale Test Pattern**


## CE Pin Control

The CE pin should be controlled as follows.

When the power is turned on or SFTCLK stops, or when the SFTCLK input signal falls into the disorder while the SFTCLK frequency is varied, the CE pin should be set to Low level and the CE pin should be set to High level after the SFTCLK frequency stabilizes. (See Fig. 8 and Fig. 9.)



**Fig. 8. CE Timing when Power Supply is Turned On**



\* When SFTCLK stops or the frequency of 7.6MHz or less and 42MHz or more are input.

**Fig. 9. CE Timing when SFTCLK Input Signal is Not Stabilized**

## CKPOL Pin Control


The CKPOL pin selects the SFTCLK data sampling trigger edge. (See Table 8.)

**Table 8. SFTCLK Polarity**

CKPOL	SFTCLK data sampling trigger
L	Falling edge
H	Rising edge


## Applications

The CXB1457R GVIF transmitter is applied to the digital RGB signal transmission for car navigation system etc. with the CXB1458R GVIF receiver.



**Fig. 10. Block Diagram of GVIF Transceiver Chip Set**


## Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Fig. 11. Example of Application Circuit


## Recommended Printed Circuit Board Structure



**Fig. 12. Recommended Printed Circuit Board Pattern Structure**

## Recommended Printed Circuit Board Pattern

Example of power supply and special signal routing



**Fig. 13. Recommended Printed Circuit Board Pattern**

**Micro Strip Line**

The CXB1457R/CXB1458R transmit maximum 1.2Gbps high-speed digital signal, so it is necessary to connect from the LSI transmission signal pins SDATAP/N to the footprint of the connector using micro strip line with the characteristic impedance  $50\Omega$ . The optimal line can be made by forming the pattern with 0.5mm width on L1 under the recommended circuit board structure. The length of the lines should be identical and through hole should not be used. L2 is recommended as the whole ground plane.

**Terminators**

Terminators ( $51\Omega$  resistor) should be located as close to the LSI as possible.

**Filter Devices and Reference Resistors**

Capacitors and resistors which are connected to LPFA/B and REXT are PLL loop filters and reference resistors. Locate them close to the LSI. The L2 GND plane under these elements and lines should be removed for decreasing the parasitic capacitance.


**Bypass Capacitors**

Locate the  $0.1\mu F$  chip capacitor as close to the pins as possible as shown in the recommended circuit.

## Notes on Transmission System Configuration

The GVIF system uses terminators at both the transmitter and receiver ends, a built-in cable equalizer and a small amplitude differential transmission signal in order to solve the problems of high-speed data transmission such as signal reflection and attenuation of signal level and EMI.

In order to solve these problems completely, however, some care should be taken about the entire transmission system shown in the figure below.



**Fig. 14. Example of Transmission System Configuration**

The following four items should be required for transmission system.

- Good impedance matching (less reflection)
 

Differential impedance should be fit to the recommended template on the next page.
- Cable loss should be small and the loss curve should be smooth
 

Maximum cable-loss should be less than 15dB at 1GHz (conforming to  $\sqrt{f}$  attenuation).

See the next page.
- Skew of POS/NEG (differential serial data) should be small
 

24% or less of 1-bit time in SVGA or 30% or less of 1-bit time in EGA, VGA and WVGA is recommended.




1250ps @EGA (8MHz)	400ps @VGA (25MHz)
303ps @WVGA (33MHz)	200ps @SVGA (40MHz)
- Good EMI characteristics

In order to satisfy these items, the followings are effective.

- Use the differential cable which provides high accuracy impedance, low loss and low skew matching.
 

A shielded twisted pair (STP) cable is recommended.
- Use low reflectance connectors.
- Take care for the connector pin assignment.
 


Select pins which do not cause interference with other signals and make both positive and negative signals equal length wiring on the board.
- Use a double shielded structure cable.

**Recommended Transmission Path: Differential Impedance Template****Fig. 15. Recommended Transmission Path: Example of Differential Impedance Template****Recommended Transmission Path: Attenuation Characteristics****Fig. 16. Recommended Transmission Path: Example of Attenuation Characteristics****Example of Representative Characteristics****Fig. 17. 1.2Gbps SDATA Output Waveform (SFTCLK: 40MHz)**

## Package Outline

Unit: mm

## 48PIN LQFP (PLASTIC)



SONY CODE	LQFP-48P-L01
EIAJ CODE	P-LQFP48-7x7-0.5
JEDEC CODE	_____

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.2g