8-bit 120MSPS Flash A/D Converter

Description


The CXA3256R is an 8-bit high-speed flash A/D converter capable of digitizing analog signals at the maximum rate of 120MSPS. ECL, PECL or TTL can be selected as the digital input level in accordance with the application. The TTL digital output level allows 1:2 demultiplexed output.

The CXA3256R is easier to be used by adding the new functions to the CXA3246Q and adopting a ultra-small package.

Features

- Differential linearity error: ±0.5LSB or less
- Integral linearity error: ±0.5LSB or less
- High-speed operation with a maximum conversion rate of 120MSPS
- Low input capacitance: 10pF
- Wide analog input bandwidth: 250MHz
- Low power consumption: 500mW
- · Power saving function
- 1:2 demultiplexed output
- 1/2 frequency-divided clock output (with reset function)
- Compatible with ECL, PECL and TTL digital input levels
- TTL output "H" levels: 2.8V (Typ.)
- Output voltage control function (VOCLP)
- +3.3V line CMOS IC direct connecting available
- Single +5V power supply operation available
- Ultra-small surface mounting package (48-pin LQFP)

48 pin LQFP (Plastic)




LEAD TREATMENT: PALLADIUM PLATING

Structure

Bipolar silicon monolithic IC

Applications

- Magnetic recording (PRML)
- Communications (QPSK, QAM)
- LCDs
- Digital oscilloscopes



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Unit

Absolute Maximum Ratings (Ta = 25°C)

Supply voltage	AVcc, DVcc1, DVcc2	-0.5 to +7.0	V
	DGND3	-0.5 to +7.0	V
	DVEE3	-7.0 to +0.5	V
	DGND3 - DVEE3	-0.5 to +7.0	V
 Analog input voltage 	VIN	VRT – 2.7 to AVcc	V
 Reference input voltage 	Vrt	2.7 to AVcc	V
	VRB	$V_{IN} - 2.7$ to AV_{CC}	V
	Vrt – Vrb	2.5	V
 Digital input voltage 	ECL/PECL input pin	DVEE3 – 0.5 to DGND3 + 0.5	V
	TTL input pin	DGND1 - 0.5 to DVcc1 + 0.5	V
	SELECT2 pin	DGND1 - 0.5 to DVcc1 + 0.5	V
	VOCLP pin	DGND1 - 0.5 to DVcc1 + 0.5	V
	VID*1 (***/E - ***N/E)	2.7	V
 Storage temperature 	Tstg	-65 to +150	°C
Allowable power dissipation	Po	1.4	W


(when mounted on a two-layer glass fabric base epoxy board with dimentions of $50 \text{mm} \times 50 \text{mm}$, 1.6 mm thick)

Recommended Operating Conditions

•			With a si	ngle pow	er supply	With du	al power	supply	Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	
 Supply voltage 	DVcc1, DVcc2, AVc	C	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	V
	DGND1, DGND2, A	GND	-0.05	0	+0.05	-0.05	0	+0.05	V
	DGND3		+4.75	+5.0	+5.25	-0.05	0	+0.05	V
	DVEE3		-0.05	0	+0.05	-5.5	-5.0	-4.75	V
 Analog input voltage 	VIN		V_{RB}		V_{RT}	Vrb		V_{RT}	V
 Reference input voltage 	VRT		+2.9		+4.1	+2.9		+4.1	V
	VRB		+1.4		+2.6	+1.4		+2.6	V
	Vrt – Vrb		1.5		2.1	1.5		2.1	V
 Digital input voltage 	ECL/PECL input pin	: VIH	DVEE3 + 1.5	5	DGND3	DVEE3 + 1.5		DGND3	V
		: VIL	DVEE3 + 1.1		VIH - 0.4	DVEE3 + 1.1		VIH - 0.4	V
	TTL input pin	: VIH	2.0			2.0			V
		: VIL			0.8			0.8	V
	SELECT2 pin	: VIH		DVcc1			DVcc1		V
	-	: VIL		DGND1			DGND1		V
	VOCLP pin		OGND1 + 2	.4	DVcc1	DGND1 + 2.4	4	DVcc1	V
	VID*1 (***/E - ***1	N/E)	0.4	8.0		0.4	0.8		V
 Maximum conversion rate 	Fc (Straight mode)		100			100		M	SPS
	(DMUX mode)		120			120		М	SPS
 Ambient temperature 	Та		-20		+75	-20		+75	°C

^{*1} VID: Input Voltage Differential


ECL and PECL switching level



Pin Description

i ili Descripti				
[Symbol]	[Pin No.]	[Description]	Typical voltage level with a single power supply	Typical voltage level with dual power supply
DVEE3	1	Digital power supply	0V	-5.0V
Vrb	2	Bottom reference voltage	1.4 to 2.6V	1.4 to 2.6V
AGND	3	Analog ground	0V	0V
V _{RM} 1	4	Reference voltage mid point	_	_
AVcc	5	Analog power supply	+5V	+5V
VIN	6	Analog signal input	Vrb to Vrt	Vrb to Vrt
V _{RM} 2	7	Reference voltage mid point	_	_
AVcc	8	Analog power supply	+5V	+5V
Vrм3	9	Reference voltage mid point	_	_
AGND	10	Analog ground	0V	0V
Vrt	11	Reference voltage (typ.)	2.9 to 4.1V	2.9 to 4.1V
DGND3	12	Digital power supply	+5V	0V
CLK/E	13	ECL/PECL clock input	PECL	ECL
CLKN/E	14	ECL/PECL clock input	PECL	ECL
CLK/T	15	TTL clock input	TTL	TTL
SELECT2	16	Data output switching	DGND1 or Open or DVcc1	DGND1 or Open or DVcc1
VOCLP	17	TTL high level clamp	Clamp voltage	Clamp voltage
PS	18	Power saving	TTL	TTL
DVcc2	19	Digital power supply	+5V	+5V
DGND2	20	Digital ground	0V	0V
PAD0 to PAD7	21 to 28	PA side data output	TTL	TTL
DGND1	29	Digital ground	0V	0V
DVcc1	30	Digital power supply	+5V	+5V
DVcc2	31	Digital power supply	+5V	+5V
DGND2	32	Digital ground	0V	0V
PBD0 to PBD7	33 to 40	PB side data output	TTL	TTL
DGND2	41	Digital ground	0V	0V
DVcc2	42	Digital power supply	+5V	+5V
CLKOUT	43	Clock output	TTL	TTL
INV	44	Data output polarity inversion	TTL	TTL
SELECT1	45	Output mode selection	TTL	TTL
RESETN/T	46	TTL reset input	TTL	TTL
RESET/E	47	ECL/PECL reset input	PECL	ECL
RESETN/E	48	ECL/PECL reset input	PECL	ECL

Block Diagram



Pin Description and I/O Pin Equivalent Circuit

Pin No.	Symbol	I/O	Standard voltage level	Equivalent circuit	Description
3, 10	AGND		GND		Analog ground. Separated from the digital ground.
5, 8	AVcc		+5V (typ.)		Analog power supply. Separated from the digital power supply.
20, 29 32, 41	DGND1 DGND2		GND		Digital ground.
19, 30 31, 42	DVcc1 DVcc2		+5V (typ.)		Digital power supply.
12	DGND3		+5V (typ.) (With a single power supply) GND (With dual power supply)		Digital power supply. Ground for ECL input. +5V for PECL and TTL inputs.
1	DVEE3		GND (With a single power supply) –5V (typ.) (With dual power supply)		Digital power supply. –5V for ECL input. Ground for PECL and TTL inputs.
16	SELECT2	1	DVcc1 or Open or DGND1	DVcc1 r 16 W r DGND1	Data output switching. Data is output from both the PA side and PB side by setting this pin open. When set to DVcc1 level, only the PA side output port outputs the data, makes the PB side high impedance. When set to DGND1 level, only the PB side output port outputs the data, makes the PA side high impedance.
17	VOCLP	1	Clamp voltage	3k ≥	TTL output high level clamp. The TTL high level voltage is clamped to the approximately same value as the voltage applied to this pin. Even if this pin is left open, the TTL high level is clamped to approximately 2.8V.

Pin No.	Symbol	I/O	Standard voltage level	Equivalent circuit	Description
18	PS	I	TTL	DVcc1	Power saving. When left open, this pin goes to high level. When set to low level, the power saving state is established.
13	CLK/E	ı			Clock input.
14	CLKN/E	I	ECL/	DGND3 ·	CLK/E complementary input. When left open, this pin goes to the threshold voltage. Only CLK/E can be used for operation, but complementary inputs are recommended to attain fast and stable operation.
48	RESETN/E	I	PECL	13/48	Reset signal input. When set to low level, the built-in CLK frequency divider circuit can be reset.
47	RESET/E	ı		DVEE3 •	RESETN/E complementary input. When left open, this pin goes to the threshold voltage. Only RESETN/E can be used for operation.
15	CLK/T	I			Clock input.
46	RESETN/T	I	TTL	DVcc1 •	Reset signal input. When left open, this pin goes to high level. When set to low level, the built-in CLK frequency divider circuit can be reset.
44	INV	I	TTL	15 46 W 1.5V DGND1 DGND1 DVEE3	Data output polarity inversion input. When left open, this input goes to high level. (See Table 1. I/O Correspondence Table.)
45	SELECT1		Vcc or GND		Data output mode selection. (See Table 2. Operation Mode Table.)

Pin No.	Symbol	I/O	Standard voltage level	Equivalent circuit	Description
11	VRT	I	4.0V (typ.)	11)-W- \$\frac{1}{\infty} \text{r/2}	Top reference voltage. By-pass to AGND with a 1µF tantal capacitor and a 0.1µF chip capacitor.
9	VRM3		VRB + 3/4 (VRT - VRB)	Comparator 1	Reference voltage mid point. By-pass to AGND with a 0.1µF chip capacitor.
7	V _{RM} 2		VRB + 2/4 (VRT – VRB)	9 Comparator 64 Comparator 127 Comparator 128	Reference voltage mid point. By-pass to AGND with a 0.1µF chip capacitor.
4	VRM1		VRB + 1/4 (VRT - VRB)	Comparator 191 Comparator 192	Reference voltage mid point. By-pass to AGND with a 0.1µF chip capacitor.
2	Vrb	I	2.0V (typ.)	Comparator 255	Bottom reference voltage. By-pass to AGND with a 1µF tantal capacitor and a 0.1µF chip capacitor.
6	Vin	I	VRT to VRB	Comparator AVcc AVcc AVcc AVcc AGND AGND	Analog input.
21 to 28	PAD0 to PAD7	0		DVcc1 DVcc2	Port A side data output. TTL output; the high level is clamped to approximately 2.8V.
33 to 40	PBD0 to PBD7	0	TTL	21 to 28 33 to 40 M S A 43 DGND2	Port B side data output. TTL output; the high level is clamped to approximately 2.8V.
43	CLKOUT	0		DÖVEE3	Clock output. (See Table 2. Operation Mode Table.) TTL output; the high level is clamped to approximately 2.8V.

Electrical Characteristics

(AVcc, DVcc1, 2, DGND3 = +5V, AGND, DGND1, 2, DVEE3 = 0V, VRT = 4V, VRB = 2V, Ta = 25°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution				8		bits
DC characteristics Integral linearity error Differential linearity error	EIL EDL	VIN = 2Vp-p, Fc = 5MSPS			±0.5 ±0.5	LSB LSB
Analog input Analog input capacitance Analog input resistance Analog input current	CIN RIN IIN	Vin = +3.0V + 0.07Vrms	7 0	10 20 100	40 285	pF kΩ μΑ
Reference input Reference resistance Reference current Offset voltage VRT side VRB side	Rref*2 Iref*3 EOT EOB		400 2.7 6 0	600 3.3 8 1.5	740 5.0 10 3	Ω mA mV mV
Digital input (ECL, PECL) Digital input voltage: High: Low Threshold voltage Digital input current: High: Low Digital input capacitance	VIH VIL VTH IIH	VIH = DGND3 - 0.8V VIL = DGND3 - 1.6V	DVEE3 + 1.5 DVEE3 + 1.1 -50 -50		DGND3 ViH - 0.4 20 20 5	V V μΑ μΑ pF
Digital input (TTL) Digital input voltage: High: Low Threshold voltage Digital input current: High: Low Digital input capacitance	VIH VIL VTH IIH	VIH = 3.5V VIL = 0.2V	2.0 -10 -20	1.5	0.8 5 0 5	V V V µА µА рF
Digital output (TTL) Digital output voltage: High: Low	Voh Vol	Iон = -2mA IоL = 1mA	2.4		0.5	V V
Switching characteristics Maximum conversion rate Aperture jitter Sampling delay Clock high pulse width Clock low pulse width Reset signal setup time Reset signal hold time Clock output delay Data output delay Output rise time	Fc Taj Tds Tpw1 Tpw0 T_rs T_rh Td_clk Tdo1 Tdo2 Tr	CLK CLK RESETN – CLK RESETN – CLK (CL = 5pF) DMUX mode (CL = 5pF) (CL = 5pF) 0.8 to 2.0V (CL = 5pF)	3.5	10 1.4 4.5 T*4 + 0.5 5.0 1	7.0 7.5	MSPS ps ns ns ns ns ns ns ns ns

 $[\]ensuremath{^{*}}$ These characteristics are for PECL input unless otherwise specified.

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Dynamic characteristics Input bandwidth SNR		$V_{IN} = 2Vp-p, -3dB$ $\begin{cases} Fc = 120MSPS, \\ fin = 1kHz Fs \\ DMUX mode \end{cases}$	250	46		MHz dB
Error rate		$\begin{cases} Fc = 120MSPS, \\ fin = 29.999MHz Fs \\ DMUX mode \\ fc = 120MSPS, \\ fin = 1kHz Fs \end{cases}$		42	10 ⁻¹²	dB TPS*5
		DMUX mode Error > 16LSB Fc = 120MSPS, fin = 29.999MHz Fs DMUX mode			10 ⁻⁹	TPS
		Fror > 16LSB Fc = 100MSPS, fin = 24.999MHz Fs Straight mode Error > 16LSB			10 ⁻⁹	TPS
Power supply Supply current AVcc Pin supply current DVcc1 pin supply current DVcc2 pin supply current DGND3 pin supply current	Icc + IEE Alcc DIcc1 DIcc2 IEE		70 45 20 5 0.5	98	140 87 36 15 1.5	mA mA mA mA
Supply current for PS AVcc pin supply current for PS	Icc+lee				5 1.5	mA mA
DVcc1 pin supply current for PS	Dlcc1				1.5	mA
DVcc2 pin supply current for PS DGND3 pin supply current	DIcc2				1.5	mA
for PS	lee 				0.5	mA
Power consumption Power consumption for PS	Pd ^{*6} Pd ^{*7}		400 0.3	500	700 25	mW mW

 $^{^{*}\}mathbf{2}$ Rref: Resistance value between VRT and VRB

*3 Iref =
$$\frac{V_{RT} - V_{RB}}{R_{ref}}$$

*6 Pd = (Icc + IEE) · Vcc +
$$\frac{(V_{RT} - V_{RB})^2}{Rref}$$

^{*4} T = $\frac{1}{FC}$

^{*5} TPS: Times Per Sample


^{*7} Pd = (Icc + IEE) · Vcc

									IN	IV							
VIN	Step					1							()			
		D7	7					[D0	D7	7					I	D0
Vrt	255	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	254	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1
	:					:								:			
V _{RM} 2	128	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
VICIVIZ	127	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
	:					:								:			
	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0
Vrb	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1


Table 1. I/O Correspondence Table

Electrical Characteristics Measurement Circuit


Current Consumption Measurement Circuit




Sampling Delay Measurement Circuit Aperture Jitter Measurement Circuit



Integral Linearity Error Measurement Circuit Differential Linearity Error Measurement Circuit




Aperture Jitter Measurement Method



Where σ (LSB) is the deviation of the output codes when the largest slew rate point is sampled at the clock which has exactly the same frequency as the analog input signal, the aperture jitter Taj is:

Error Rate Measurement Circuit
$$Taj = \sigma / \frac{\Delta \upsilon}{\Delta t} = \sigma / (\frac{256}{2} \times 2\pi f)$$



Description of Operation Modes

The CXA3256R has two types of operation modes which are selected with Pin 45 (SELECT).

Operation mode	SELECT1 pin	Maximum conversion rate	Data output	Clock output
DMUX mode	VCC		Demultiplexed output 60Mbps	The input clock is 1/2 frequency divided and output. 60MHz
Straight mode	GND	100MSPS	Straight output 100Mbps	The input clock is inverted and output. 100MHz

Table 2. Operation Mode Table

1. DMUX mode (See Application Circuit 1-(1), (2) and (3).)

Set the SELECT1 pin to Vcc for this mode. In this mode, the clock frequency is divided by 2 in the IC, and the data is output after being demultiplexed by this 1/2 frequency-divided clock. The 1/2 frequency-divided clock, which has adequate setup time and hold time for the output data, is output from the clock output pin.


When using the multiple CXA3256R in DMUX mode, the start timing of the 1/2 frequency-divided clocks becomes out of phase, producing operation such as that shown in the example on the next page. As a countermeasure, the CXA3256R has a function that resets the 1/2 frequency-divided clocks.

When resetting this 1/2 frequency-divided clock, the low level of the reset signal should be input to the RESETN pin (Pin 46 or 48). The reset signal requires the setup time ($T_rs \ge 1.0ns$) and hold time ($T_rh \ge -0.5ns$) to the clock rising edge because it is synchronized with and taken in the clock.

The reset period can be extended by making the low level period of the reset signal longer because the clock output pin is fixed to low (reset) during the low level period at the clock rising edge. If the reset start timing is regarded as not important, the timing where the reset signal is set from high to low is not so consequence. However, when the reset is released the timing where the reset signal is set from low to high must become significant because the timing is used to commence the 1/2 frequency-divided clock. In this case, the setup time (T_rs) is also necessary.

See the timing chart for detail. (This chart shows the example of reset for 2T.)

The A/D converter can operate at Fc (min.) = 120MSPS in this mode.



2. Straight mode (See Application Circuits 1-(4), (5) and (6).)

Set the SELECT1 pin to GND for this mode. In this mode, data output can be obtained in accordance with the clock frequency applied to the A/D converter for applications which use the clock applied to the A/D converter as the system clock.

The A/D converter can operate at Fc (min.) = 100MSPS in this mode.

Digital input level and supply voltage settings

The logic input level for the CXA3256R supports ECL, PECL and TTL levels.

The power supplies (DVEE3, DGND3) for the logic input block must be set to match the logic input (CLK and reset signals) level.

Digital input level	DVEE3	DGND3	Supply voltage	Application circuits
ECL	–5V	0V	±5V	(1) (4)
PECL	0V	+5V	+5V	(2) (5)
TTL	0V	+5V	+5V	(3) (6)

Table 3. Logic Input Level and Power Supply Settings


Description of SELECT2 pin

The CXA3256R has the two systems of data output. The SELECT2 pin is used to select the port where the data is output.


SELECT2 pin	Data output
Open	Output possible to both PA and PB
Vcc1	Output possible to PA, and PB output is high impedance.
GND1	Output possible to PB, and PA output is high impedance.

Application Circuit 1


(1) DMUX ECL input




(2) DMUX PECL input




(3) DMUX TTL input




(4) Straight ECL input




(5) Straight PECL input



(6) Straight TTL input



Application Circuit 2 DMUX Mode TTL I/O (When a single power supply is used)




Short the analog system and digital system at one point immediately under the A/D converter. See the Notes on Operation.


→ is the chip capacitor of 0.1µF. Also, C* is important to suppress the noise generated during the TTL output circuit is operating. Place C* at the fixed position between the pins with the shortest distance.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

DMUX Mode Timing Chart (Select = Vcc)



Straight Mode Timing Chart (Select = GND)




Notes on Operation


• The CXA3256R has the PECL and TTL input pins for the clock and reset input pins. When the clock is input in PECL level, inputting the reset signal in PECL level is recommended. Also, when the clock is input in TTL level, inputting the reset signal in TTL is recommended.


- The impedance of the input signal should be properly matched to ensure the CXA3256R's stable operation at the high speed.
- In the CXA3256R, all the TTL input pins become the high level when left open.
- The power supply and grounding have a profound influence on converter performance. The power supply
 and grounding method are particularly important during high-speed operation. General points for caution are
 as follows.
 - The ground pattern should be as large as possible. It is recommended to make the power supply and ground patterns wider at an inner layer using a multi-layer board.
 - To prevent interference between AGND and DGND and between AVcc and DVcc, make sure the respective patterns are separated. To prevent a DC offset in the power supply pattern, connect the AVcc and DVcc lines at one point each via a ferrite-bead filter, etc. Shorting the AGND and DGND patterns in one place immediately under the A/D converter improves A/D converter performance.
 - Be sure to turn the analog and digital power supplies on simultaneously. If not simultaneously, the IC does not operate correctly.
 - Ground the power supply pins (AVcc, DVcc1, DVcc2, DVEE3) as close to each pin as possible with a 0.1µF or larger ceramic chip capacitor.
 - (Connect the AVcc pin to the AGND pattern and the DVcc1, DVcc2 and DVEE3 pins to the DGND pattern.)
 - It is recommended to place the ceramic chip capacitor of 0.1μF or more, in particular, between DVcc2 and DGND2 with the shortest distance. This has the effect to suppress the noise generated when the CXA3256R TTL output circuit operates.
 - The digital output wiring should be as short as possible. If the digital output wiring is long, the wiring capacitance will increase, deteriorating the output slew rate and resulting in reflection to the output waveform since the original output slew rate is quite fast.
- The analog input pin V_{IN} has an input capacitance of approximately 10pF. To drive the A/D converter with the proper frequency response, it is necessary to prevent performance deterioration due to parasitic capacitance or parasitic inductance by using a large capacity drive circuit, keeping wiring as short as possible, and using chip parts for resistors and capacitors, etc.
- The VRT and VRB pins must have adequate by-pass to protect them from high-frequency noise. By-pass them to AGND with approximately 1µF tantal capacitor and 0.1µF chip capacitor as short as possible.
- If the CLKN/E pin is not used, by-pass this pin to DGND with an approximately 0.1µF capacitor. At this time, approximately DGND3 1.2V voltage is generated. However, this is not recommended for use as the threshold voltage VBB because it is too weak.


- When the digital input level is ECL or PECL level, ***/E pins should be used and ***/T pins left open. When the digital input level is TTL, ***/T pins should be used and ***/E pins left open.
- The CXA3256R TTL output high level is clamped to approximately 2.8 V in the IC. This makes it possible to
 directly interface with the 3.3V system CMOS IC. However, the CXA3256R has the VOCLP pin which is used
 to clamp the TTL output high level. See the Example of Representative Characteristics for the relationship
 between the VOCLP pin and the TTL high level.
- The CXA3026Q has the output pins P1** and P2**. However, in the CXA3256R, these symbols are changed as PA**and PB**. At this time, the P1 side of the CXA3026Q is changed to the PB side for the CXA3256R; the P2 side of the CXA3026Q to the PA side for the CXA3256R.
- The pipeline delay of the CXA3256R is smaller by one clock, compared to that of CXA3026Q.


Example of Representative Characteristics













Error rate vs. Conversion rate characteristics





TTL output high level vs. VOCLP pin




TTL output high level [V]

SONY

Package Outline

Unit: mm

48PIN LQFP (PLASTIC)



SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g

NOTE: PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).